EP9312-CB Cirrus Logic Inc, EP9312-CB Datasheet - Page 383

System-on-Chip Processor

EP9312-CB

Manufacturer Part Number
EP9312-CB
Description
System-on-Chip Processor
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9312-CB

Peak Reflow Compatible (260 C)
No
A/d Converter
12 Bits
Leaded Process Compatible
No
No. Of I/o Pins
65
Package / Case
352-BGA
Core Processor
ARM9
Core Size
16/32-Bit
Speed
200MHz
Connectivity
EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No
Other names
598-1257

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9312-CB
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9312-CB
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
EP9312-CBZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
TXDQCurAdd
DS785UM1
31
15
Soft Reset:
Definition:
Bit Descriptions:
Address:
Chip Reset:
Soft Reset:
Definition:
Bit Descriptions:
30
14
29
13
28
12
Unchanged
Transmit Descriptor Queue Current Length register. The Transmit Descriptor
Queue Current Length defines the number of bytes between the Transmit
Descriptor Current Address and the end of the transmit descriptor queue. This
value is used internally to wrap the pointer back to the start of the queue. The
register should not normally be written.
RSVD:
TDCL:
0x8001_00B8 - Read/Write
0x0000_0000
Unchanged
Transmit Descriptor Queue Current Address register. The Transmit Descriptor
Queue Current Address contains the pointer to the next memory location to be
read from the transmit descriptor queue. This should be set at initialization
time to the required starting point in the descriptor queue. During operation,
the MAC will update this address following successful descriptor reads.
Intermediate values in this register will not necessarily align to descriptor
boundaries, nor directly effect the current descriptor in use because several
descriptors may be buffered inside the MAC.
TDCA:
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
Reserved. Unknown During Read.
Transmit Descriptor Current Length.
Transmit Descriptor Current Address.
24
8
TDCA
TDCA
23
7
22
6
21
1/10/100 Mbps Ethernet LAN Controller
5
20
4
19
3
EP93xx User’s Guide
18
2
17
1
16
9-81
0
9

Related parts for EP9312-CB