UPD78F1211GB-GAF-AX Renesas Electronics America, UPD78F1211GB-GAF-AX Datasheet - Page 786

• Manufacturer Part Number: UPD78F1211GB-GAF-AX
• Description: MCU 16BIT 78K0R/LX3 44-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Ix3r

Specifications of UPD78F1211GB-GAF-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 33
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

14.5.4 Acknowledge (ACK)
side, it is assumed that reception has been correctly performed and processing is continued. Whether ACK has been
detected can be checked by using bit 2 (ACKD) of the IICA status register (IICS).
slave does not return ACK after receiving data, the master outputs a stop condition or restart condition and stops
transmission. If ACK is not returned, the possible causes are as follows.
(TRC) of the IICS register is set by the data of the eighth bit that follows 7-bit address information. Usually, set ACKE
to 1 for reception (TRC = 0).
slave must inform the master, by clearing ACKE to 0, that it will not receive any more data.
ACK is not generated. In this way, the master informs a slave at the transmission side that it does not require any
more data (transmission will be stopped).
address other than that of the local address is received, ACK is not generated (NACK).
784
ACK is used to check the status of serial data at the transmission and reception sides.
The reception side returns ACK each time it has received 8-bit data.
The transmission side usually receives ACK after transmitting 8-bit data. When ACK is returned from the reception
When the master receives the last data item, it does not return ACK and instead generates a stop condition. If a
<1> Reception was not performed normally.
<2> The final data item was received.
<3> The reception side specified by the address does not exist.
To generate ACK, the reception side makes the SDA0 line low at the ninth clock (indicating normal reception).
Automatic generation of ACK is enabled by setting bit 2 (ACKE) of IICA control register 0 (IICCTL0) to 1. Bit 3
If a slave can receive no more data during reception (TRC = 0) or does not require the next data item, then the
When the master does not require the next data item during reception (TRC = 0), it must clear ACKE to 0 so that
When the local address is received, ACK is automatically generated, regardless of the value of ACKE. When an
When an extension code is received, ACK is generated if ACKE is set to 1 in advance.
How ACK is generated when data is received differs as follows depending on the setting of the wait timing.
• When 8-clock wait state is selected (bit 3 (WTIM) of IICCTL0 register = 0):
• When 9-clock wait state is selected (bit 3 (WTIM) of IICCTL0 register = 1):
By setting ACKE to 1 before releasing the wait state, ACK is generated at the falling edge of the eighth clock of
the SCL0 pin.
ACK is generated by setting ACKE to 1 in advance.
SDA0
SCL0
A6
CHAPTER 14 SERIAL INTERFACE IICA
1
A5
2
User’s Manual U19678EJ1V1UD
Figure 14-18. ACK
A4
3
A3
4
A2
5
A1
6
A0
7
R/W
8
ACK
9