pef2256e Infineon Technologies Corporation, pef2256e Datasheet - Page 195

no-image

pef2256e

Manufacturer Part Number
pef2256e
Description
E1/t1/j1 Framer And Line Interface Component For Long- And Short-haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pef2256eV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
pef2256eV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
pef2256eV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
6
6.1
The FALC
The device is programmable via a microprocessor interface which enables byte or word
access to all control and status registers.
After reset the FALC
described in
The status registers are read-only and are updated continuously. Normally, the
processor reads the status registers periodically to analyze the alarm status and
signaling data.
6.2
The FALC
period of 10 µs. During reset the FALC
stages are in a high-impedance state, all internal flip-flops are reset and most of the
control registers are initialized with default values.
SIgnals (for example RL1/2 receive line) should not be applied before the device is
powered up.
After reset the device is initialized to E1 operation.
6.3
After reset, the FALC
in the following table.
Table 47
Register
GCM(8:1)
FMR0
FMR1
FMR2
SIC1
SIC2,
SIC3
User’s Manual
Hardware Description
®
®
56 is forced to the reset state if a low signal is input on pin RES for a minimum
Operational Description E1
Operational Overview E1
56 can be operated in two modes, which are either E1 mode or T1/J1 mode.
Device Reset E1
Device Initialization in E1 Mode
Chapter
Reset Value Meaning
all 00
00
00
00
00
00
Initial Values after Reset (E1)
H
H
H
H
H
H
®
®
56 must be initialized first. General guidelines for initialization are
6.3.
56 is initialized for doubleframe format with register values listed
2.048 MHz on pin MCLK.
NRZ Coding, no alarm simulation.
E1-doubleframe format, 2 Mbit/s system data rate, no AIS
transmission to remote end or system interface, payload
loop off.
8.192 MHz system clocking rate, receive buffer 2 frames,
transmit buffer bypass, data sampled or transmitted on the
falling edge of SCLKR/X, automatic freeze signaling, data
is active in the first channel phase
®
56 needs an active clock on pin MCLK. All output
195
Operational Description E1
DS1.1, 2003-10-23
PEF 2256 H/E
FALC
®
56

Related parts for pef2256e