cx28560 Mindspeed Technologies, cx28560 Datasheet - Page 139

no-image

cx28560

Manufacturer Part Number
cx28560
Description
Hdlc Controller
Manufacturer
Mindspeed Technologies
Datasheet
CX28560 Data Sheet
5.8.10
5.8.10.1
Table 5-50. TSIU Time Slot/Group Map Pointer Allocation Register
28560-DSH-001-B
31:29
28:16
15:13
12:0
Bit
RSVD
TENDAD_TS[12:0]
RSVD
TSTARTAD_TS[12:0]
Field Name
TSIU Time Slot Pointer Allocation Register
There is one TSIU Time Slot Pointer Allocation Descriptor for each of the
CX28560’s 32 serial ports. This register sets the start and end time slot address for the
specific configured port. The difference between the configured end and start address
specifies the number of time slots allocated for the specified serial port.
Time Slot Allocation Rules
In the case of unchannelized mode (i.e., the TPORTTYP field in TSIU Port
Configuration register is programmed to 0), the CX28560 assumes that only one entry
(the one pointed to by TSTARTAD) is used for this port. This frees the TENDAD
pointer to point to any location in the TSIU time slot memory.
Table 5-36
1.
2.
3.
4.
If both pointers point to the same location, this port should be configured to
operate in unchannelized mode. This is done by setting the TPORTTYP field
in
If there are two, three, or four time slots, the TPORTTYP field in TSIU Port
Configuration register must be set to 2, 3, or 4 respectively.
If there are more than four time slots, the TPORTTYP field in TSIU Port
Configuration register must be set to either 5, if it is not T1 framing, or 1 if it is.
If serial port is configured to TSBUS mode, TSIU Time Slot Pointer
Allocation Descriptor is configured to support more than eight time slots and
the TPORT_TYPE bit field in TSIU Port Configuration register must be set to
TSBUS mode.
Value
Table 5-53
0
0
describes the bit fields in TSIU Time Slot Pointer Allocation Descriptor.
Mindspeed Technologies™
Reserved.
Ending location in the Receive Time Slot Map of the last time slot assigned to this
port.
Reserved.
Starting location in the Receive Time Slot Map of the first time slot assigned to
this port.
to 0.
Advance Information
Description
The CX28560 Memory Organization
5
-
49

Related parts for cx28560