MPC564EVB Freescale Semiconductor, MPC564EVB Datasheet - Page 955

KIT EVAL FOR MPC561/562/563/564

MPC564EVB

Manufacturer Part Number
MPC564EVB
Description
KIT EVAL FOR MPC561/562/563/564
Manufacturer
Freescale Semiconductor
Type
Microcontrollerr
Datasheets

Specifications of MPC564EVB

Contents
Module Board, Installation Guide, Power Supply, Cable, Software and more
Processor To Be Evaluated
MPC56x
Data Bus Width
32 bit
Interface Type
RS-232, Ethernet
For Use With/related Products
MPC561, 562, 563, 564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
23.6.2
Note: These registers are unaffected by reset.
23.6.3
The ECR indicates the cause of entry into debug mode. All bits are set by the hardware and cleared when
the register is read when debug mode is disabled, or if the processor is in debug mode. Attempts to write
to this register are ignored. When the hardware sets a bit in this register, debug mode is entered only if
debug mode is enabled and the corresponding mask bit in the DER is set.
All bits are cleared to zero following reset.
Freescale Semiconductor
Reset
Reset
MSR[PR]
0:31
Bits
Field
Field
Addr
0
0
0
1
Comparator A–D Value Registers (CMPA–CMPD)
Exception Cause Register (ECR)
MSB
16
0
Mnemonic
Debug Mode
17
Table 23-16. Development Support Registers Write Access Protection
1
CMPA-D
Enable
Figure 23-15. Comparator A–D Value Register (CMPA–CMPD)
X
0
1
1
18
2
19
3
Table 23-17. CMPA-CMPD Bit Descriptions
MPC561/MPC563 Reference Manual, Rev. 1.2
In Debug Mode
Address bits to be compared
20
4
X
X
0
1
21
5
Write is performed.
Write to ECR is ignored.
Writing to DPDR is ignored.
Write is not performed.
Writing to DPDR is ignored.
Write is performed.
Write to ECR is ignored.
Write is not performed.
Program exception is generated.
22
6
SPR144–SPR147
Unaffected
Unaffected
23
CMPA-D
CMPAD
7
24
8
Description
25
9
10
26
Result
11
27
12
28
13
29
Development Support
14
30
LSB
15
31
23-41

Related parts for MPC564EVB