MPC564EVB Freescale Semiconductor, MPC564EVB Datasheet - Page 399

KIT EVAL FOR MPC561/562/563/564

MPC564EVB

Manufacturer Part Number
MPC564EVB
Description
KIT EVAL FOR MPC561/562/563/564
Manufacturer
Freescale Semiconductor
Type
Microcontrollerr
Datasheets

Specifications of MPC564EVB

Contents
Module Board, Installation Guide, Power Supply, Cable, Software and more
Processor To Be Evaluated
MPC56x
Data Bus Width
32 bit
Interface Type
RS-232, Ethernet
For Use With/related Products
MPC561, 562, 563, 564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Chapter 10
Memory Controller
The memory controller generates interface signals to support a glueless interface to external memory and
peripheral devices. It supports four regions, each with its own programmed attributes. The four regions are
controlled by four chip-select signals. Read and write strobes are also provided.
The memory controller operates in parallel with the external bus interface to support external cycles. When
an access to one of the memory regions is initiated, the memory controller takes ownership of the external
signals and controls the access until its termination. Refer to
10.1
The memory controller provides a glueless interface to external EPROM, static RAM (SRAM), Flash
(EEPROM), and other peripherals. The general-purpose chip-selects are available on lines CS0 through
CS3. CS0 also functions as the global (boot) chip-select for accessing the boot Flash EEPROM. The chip
select allows zero to 30 wait states.
Figure 10-2
Freescale Semiconductor
Internal Bus
Overview
is a block diagram of the MPC561/MPC563 memory controller.
Interface
U-bus
Figure 10-1. Memory Controller Function within the USIU
MPC561/MPC563 Reference Manual, Rev. 1.2
Memory Controller
EBI Bus
Bus
External Bus
Controller
Figure
Memory
Interface
10-1.
ADDR[0:31]
DATA[0:31]
Control Bus
WE[0:3]/BE[0:3]
OE
CS[0:3]
10-1

Related parts for MPC564EVB