AM79C970A Advanced Micro Devices, AM79C970A Datasheet - Page 209
![no-image](/images/manufacturer_photos/0/0/14/advanced_micro_devices_sml.jpg)
AM79C970A
Manufacturer Part Number
AM79C970A
Description
PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
Manufacturer
Advanced Micro Devices
Datasheet
1.AM79C970A.pdf
(219 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AM79C970ACK
Manufacturer:
AMD
Quantity:
271
Company:
Part Number:
AM79C970AKC
Manufacturer:
AMtek
Quantity:
11
Part Number:
AM79C970AKC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM79C970AKC/W
Manufacturer:
AMD
Quantity:
226
Part Number:
AM79C970AKC/W
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AM79C970AKCW
Manufacturer:
AMD
Quantity:
6 557
Part Number:
AM79C970AVC
Manufacturer:
AMD
Quantity:
20 000
application call latency, minus the time needed for the
driver to write to the third descriptor, minus the time
needed for the driver to copy data from buffer #1 to the
application buffer space, and minus the time needed for
the driver to copy data from buffer #2 to the application
buffer space. Note that the time needed for the copies
performed by the driver depends upon the sizes of the
2nd and 3rd buffers, and that the sizes of the second and
third buffers need to be set according to the time needed
for the data copy operations! This means that an
LAPP Rules for Parsing of Descriptors
When using the LAPP method, software must use a
modified form of descriptor parsing as follows:
Software will examine OWN and STP to determine
where a RCV frame begins. RCV frames will only
begin in buffers that have OWN = 0 and STP = 1.
Software shall assume that a frame continues until
it finds either ENP = 1 or ERR= 1.
Software must discard all descriptors with
OWN = 0 and STP = 0 and move to the next
descriptor when searching for the beginning of a
new frame; ENP and ERR should be ignored by
software during this search.
Software cannot change an STP value in the re-
ceive descriptor ring after the initial setup of the
Descriptor
Descriptor
Descriptor
Descriptor
Descriptor
Descriptor
Descriptor
Descriptor
Descriptor
#1
#2
#3
#4
#5
#6
#7
#8
#9
SIZE = A-(S1+S2+S3+S4+S6)
SIZE = A-(S1+S2+S3+S4+S6)
SIZE = A-(S1+S2+S3+S4+S6)
OWN = 1 STP = 1
OWN = 1 STP = 0
OWN = 0 STP = 0
OWN = 1 STP = 1
OWN = 1
OWN = 0 STP = 0
OWN = 1 STP = 1
OWN = 1
OWN = 0 STP = 0
SIZE = S1+S2+S3+S4
SIZE = S1+S2+S3+S4
SIZE = S1+S2+S3+S4
SIZE = S6
SIZE = S6
SIZE = S6
STP = 0
STP = 0
Figure D2. LAPP 3 Buffer Grouping
Am79C970A
A
S1 = Interrupt latency
S2 = Application call latency
S3 = Time needed for driver to write
S4 = Time needed for driver to copy
S6 = Time needed for driver to copy
Note that the times needed for tasks S1,
S2, S3, S4, and S6 should be divided by
0.8 microseconds to yield an equivalent
number of network byte times before
subtracting these quantities from the
expected message size A.
iterative self-adjusting mechanism needs to be placed
into the software to determine the correct buffer sizing
for optimal operation. Fixed values for buffer sizes may
be used; in such a case, the LAPP method will still pro-
vide a significant performance increase, but the per-
formance increase will not be maximized.
The following diagram illustrates this setup for a receive
ring size of 9:
When LAPPEN = 1, then hardware will use a modified
form of descriptor parsing as follows:
= Expected message size in bytes
ring is complete, even if software has ownership of
the STP descriptor unless the previous STP de-
scriptor in the ring is also OWNED by the software.
The controller will examine OWN and STP to de-
termine where to begin placing a RCV frame. A
new RCV frame will only begin in a buffer that has
OWN = 1 and STP = 1.
The controller will always obey the OWN bit for
determining whether or not it may use the next
buffer for a chain.
The controller will always mark the end of a frame
with either ENP = 1 or ERR= 1.
to third descriptor
data from buffer #1 to
data from buffer #2 to
application buffer space
application buffer space
19436A-58
AMD
D-5