ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega32D4
Manufacturer Part Number
ATxmega32D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega32D4
Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATxmega32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega32D4-CU
Manufacturer:
Maxim
Quantity:
71
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 910
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 704
Part Number:
ATxmega32D4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
4.13.4
8210B–AVR–04/10
FUSEBYTE5 - Non-Volatile Memory Fuse Byte 5
Table 4-4.
• Bit 0 - Reserved
This fuse bit is reserved. For compatibility with future devices, always write this bit to one when
this register is written.
• Bit 7:6 - Reserved
These fuse bits are reserved. For compatibility with future devices, always write these bits to one
when this register is written.
• Bit 5:4 - BODACT[1:0]: BOD operation in active mode
The BODACT fuse bits set the BOD operation mode when the device is in active and idle mode
of operation.
For details on the BOD and BOD operation modes refer to
Table 4-5.
• Bit 3 - EESAVE: EEPROM memory is preserved through the Chip Erase
A chip erase command will normally erase the Flash, EEPROM and internal SRAM. If the
EESAVE fuse is programmed, the EEPROM is not erased during chip erase. In case EEPROM
is used to store data independent of software revision, the EEPROM can be preserved through
chip erase.
Table 4-6.
Bit
+0x05
Read/Write
Initial Value
BODACT[1:0]
EESAVE
WDLOCK
0
1
00
01
10
11
0
1
Watchdog Timer locking
BOD operation modes in Active and Idle mode
EEPROM memory through Chip Erase
Description
EEPROM is preserved during chip erase
EEPROM is not preserved during chip erase
R
7
–
1
Description
Reserved
BOD enabled in sampled mode
BOD enabled continuously
BOD Disabled
Description
Watchdog Timer locked for modifications
Watchdog Timer not locked
R
6
–
1
R/W
5
BODACT[1:0]
-
R/W
4
-
EESAVE
R/W
3
-
R/W
”Brown-Out Detection” on page
2
-
BODLEVEL[2:0]
R/W
1
-
XMEGA D
R/W
0
-
FUSEBYTE5
84.
30