ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 156
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega32D4
Manufacturer Part Number
ATxmega32D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega32D4
Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATxmega32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega32D4-CU
Manufacturer:
Maxim
Quantity:
71
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 910
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 704
Part Number:
ATxmega32D4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
14.6.4
14.7
14.7.1
8210B–AVR–04/10
Register Description
On-Chip Debug
CTRL - Control Register
Lock Register. For more details refer to
Advanced Waveform Extension Lock Register” on page
When the lock bit is set, the Control Register A, the Output Override Enable Register and the
Fault Dedec.tion Event Mask register cannot be changed.
To avoid unintentional changes in the fault event setup it is possible to lock the Event System
channel configuration by writing the corresponding Event System Lock Register. For more
details refer to
Register” on page
When fault detection is enabled an OCD system receives a break request from the debugger,
this will by default function as a fault source. When an OCD break request is received, the
AWeX and corresponding Timer/Counter will enter fault state and the specified fault action(s) will
be performed.
After the OCD exits from the break condition, normal operation will be started again. In cycle-by-
cycle mode the waveform output will start on the first update condition after exit from break, and
in latched mode, the Fault Condition Flag must be cleared in software before the output will be
restored. This feature guarantees that the output waveform enters a safe state during break.
It is possible to disable this feature.
• Bit 7:6 - Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 5 - PGM: Pattern Generation Mode
Setting this bit enables the pattern generation mode if set. This will override the DTI if enabled,
and the Pattern Generation reuses the dead-time registers for storing the pattern.
• Bit 4 - CWCM: Common Waveform Channel Mode
If this bit is set CC channel A waveform output will be used as input for all the dead-time genera-
tors. CC channel B, C, and D waveforms will be ignored.
• Bit 3:0 - DTICCxEN: Dead-Time Insertion CCx Enable
Setting these bits enables the Dead Time Generator for the corresponding CC channel. This will
override the Timer/Counter waveform outputs.
Bit
+0x00
Read/Write
Initial Value
R
7
–
0
”IO Memory Protection” on page 22
40.
6
–
R
0
PGM
R/W
5
0
”IO Memory Protection” on page 22
CWCM
R/W
4
0
DTICCDEN
R/W
3
0
and
40.
”EVSYSLOCK – Event System Lock
DTICCCEN
R/W
2
0
DTICCBEN
R/W
1
0
and
XMEGA D
DTICCAEN
R/W
”AWEXLOCK –
0
0
CTRL
156