ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 286
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega32D4
Manufacturer Part Number
ATxmega32D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega32D4
Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATxmega32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega32D4-CU
Manufacturer:
Maxim
Quantity:
71
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 910
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 704
Part Number:
ATxmega32D4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Table 23-4.
23.10.5.1
23.10.5.2
23.10.5.3
8210B–AVR–04/10
CMD[6:0]
EEPROM Page buffer
EEPROM
0x00
0x33
0x36
0x32
0x34
0x35
0x30
0x06
Group Configuration
NO_OPERATION
LOAD_EEPROM_BUFFER
ERASE_EEPROM _BUFFER
ERASE_EEPROM_PAGE
WRITE_EEPROM_PAGE
ERASE_WRITE_EEPROM_PAGE
ERASE_EEPROM
READ_EEPROM
Load EEPROM Page Buffer
Erase EEPROM Page Buffer
EPPROM Page Erase
EEPROM Self-Programming Commands
The Change Protected column indicate if the trigger is protected by the Configuration Change
Protection (CCP) during self-programming. CCP is not required for external programming. The
two last columns shows the address pointer used for addressing, and the source/destination
data register.
Section 23.10.5.1 on page 286
algorithm for each EEPROM operation.
The Load EEPROM Page Buffer command is used to load one byte into the EEPROM page
buffer.
1.
2.
3.
Repeat 2-3 until for the arbitrary number of bytes to be loaded into the page buffer.
The Erase EEPROM Buffer command is used to erase the EEPROM page buffer.
The BUSY flag in the NVM STATUS register will be set until the operation is finished.
The Erase EEPROM Erase command is used to erase one EEPROM page.
1.
2.
3.
during self-programming.
The BUSY flag in the NVM STATUS register will be set until the operation is finished.
1. Load the NVM CMD register with the Erase EEPROM Buffer command.
2. Set the CMDEX bit in the NVM CTRLA register. This requires the timed CCP sequence
during self-programming.
Load the NVM CMD register with the Load EEPROM Page Buffer command
Load the NVM ADDR0 register with the address to write.
Load the NVM DATA0 register with the data to write. This will trigger the command.
Set up the NVM CMD register to Erase EEPROM Page command.
Load the NVM ADDRESS register with the EEPROM page to erase.
Set the CMDEX bit in the NVM CTRLA register. This requires the timed CCP sequence
Description
No Operation
Load EEPROM Page Buffer
Erase EEPROM Page Buffer
Erase EEPROM Page
Write EEPROM Page
Erase & Write EEPROM Page
Erase EEPROM
Read EEPROM
through
DATA0
CMDEX
CMDEX
CMDEX
CMDEX
CMDEX
CMDEX
Trigger
Section 23.10.5.7 on page 287
—
CPU
Halted
—
N
N
N
N
N
N
N
Change
Protected
—
Y
Y
Y
Y
Y
Y
Y
Address
pointer
ADDR
ADDR
ADDR
ADDR
ADDR
—
—
—
explains in details the
XMEGA D
Data
register
DATA0
DATA0
—
—
—
—
—
—
NVM
Busy
—
N
Y
Y
Y
Y
Y
Y
N
286