876784 Intel, 876784 Datasheet - Page 599

• Manufacturer Part Number: 876784
• Manufacturer: Intel

Specifications of 876784

• Lead Free Status / RoHS Status: Compliant

SMBus Controller Registers (D31:F3)
14.2.18
Note:
14.2.19
Note:
Intel
®
ICH7 Family Datasheet
NOTIFY_DLOW—Notify Data Low Byte Register
(SMBUS—D31:F3)
Register Offset: SMBASE + 16h
Default Value:
This register is in the resume well and is reset by RSMRST#.
NOTIFY_DHIGH—Notify Data High Byte Register
(SMBUS—D31:F3)
Register Offset: SMBASE + 17h
Default Value:
This register is in the resume well and is reset by RSMRST#.
7:0
7:0
Bit
Bit
DATA_HIGH_BYTE — RO. This field contains the second (high) byte of data received
during the Host Notify protocol of the SMBus 2.0 specification. Software should only
consider this field valid when the HOST_NOTIFY_STS bit (D31:F3:SMBASE +10, bit 0)
is set to 1.
DATA_LOW_BYTE — RO. This field contains the first (low) byte of data received
during the Host Notify protocol of the SMBus 2.0 specification. Software should only
consider this field valid when the HOST_NOTIFY_STS bit (D31:F3:SMBASE +10, bit 0)
is set to 1.
00h
00h
Description
Description
§
Attribute:
Size:
Attribute:
Size:
RO
8 bits
RO
8 bits
599