876784 Intel, 876784 Datasheet - Page 241
876784
Manufacturer Part Number
876784
Description
Manufacturer
Intel
Datasheet
1.876784.pdf
(848 pages)
Specifications of 876784
Lead Free Status / RoHS Status
Compliant
- Current page: 241 of 848
- Download datasheet (7Mb)
Functional Description
5.23.1.2
Intel
®
ICH7 Family Datasheet
Exiting D3/CRST# when Docked
10. HD Audio Bus Driver software “discovers” the dock codecs by comparing the bits
5. The HD Audio controller then asserts the AZ_DOCK_EN# signal so that the BCLK
6. After the controller asserts AZ_DOCK_EN# it waits for a minimum of 2400 BCLKs
7. The Connect/Turnaround/Address Frame hardware initialization sequence will now
8. After this hardware initialization sequence is complete (approximately 32 frames),
9. Alternatively to step #8, the HD Audio Bus Driver may choose to enable an
1. In D3/CRST#, CRST# is asserted by the HD Audio Bus Driver. CRST# asserted
2. The Bus Driver clears the STATESTS bits, then de-asserts CRST#, waits
3. When CRST# is de-asserted, the dock state machine detects that DCKCTL.DA is
4. The Bus Driver enumerates the codecs present as indicated via the STATESTS bits.
5. Note that this process did not require BIOS or ACPI BIOS to set the DCKCTL.DA bit.
signal begins toggling to the dock codec. AZ_DOCK_EN# shall be asserted
synchronously to BCLK and timed such that BCLK is low, SYNC is low, and SDO is
low. Pull-down resistors on these signals in the docking station discharge the
signals low so that the state of the signal on both sides of the switch is the same
when the switch is turned on. This reduces the potential for charge coupling
glitches on these signals. Note that in the ICH7 the first 8 bits of the Command field
are “reserved” and always driven to 0s. This creates a predictable point in time to
assert AZ_DOCK_EN#. Note that the HD Audio link reset exit specification that
requires that SYNC and SDO be driven low during BCLK startup is not ensured.
Note also that the SDO and BCLK signals may not be low while AZ_DOCK_RST# is
asserted which also does not comply with the specification.
(100 us) and then de-asserts AZ_DOCK_RST#. This is accomplished in such a way
to meet the HD Audio link reset exit specification. AZ_DOCK_RST# de-assertion
should be synchronous to BCLK and timed such that there are least 4 full BCLKS
from the de-assertion of AZ_DOCK_RST# to the first frame SYNC assertion.
occur on the dock codecs' SDI signals. A dock codec is detected when SDI is high
on the last BCLK cycle of the Frame Sync of a Connect Frame. The appropriate
bit(s) in the State Change Status (STATESTS) register will be set. The Turnaround
and Address Frame initialization sequence then occurs on the dock codec's SDI(s).
the controller hardware sets the DCKSTS.DM bit to 1 indicating that the dock is now
mated. ACPI BIOS polls the DCKSTS.DM bit and when it detects it is set to 1,
conveys this to the OS through a plug-N-play IRP. This eventually invokes the HD
Audio Bus Driver, which then begins its codec discovery, enumeration, and
configuration process.
interrupt by setting the WAKEEN bits for SDINs that didn't originally have codecs
attached to them. When a corresponding STATESTS bit gets set, an interrupt is
generated. In this case the HD Audio Bus Driver is called directly by this interrupt
instead of being notified by the plug-N-play IRP.
now set in the STATESTS register with the bits that were set prior to the docking
event.
resets the dock state machines, but does not reset the DCKCTL.DA bit. Because the
dock state machines are reset, the dock is electrically isolated (AZ_DOCK_EN# de-
asserted) and DOCK_RST# is asserted.
approximately 7ms, then checks the STATESTS bits to see which codecs are
present.
still set and the controller hardware sequences through steps to electrically connect
the dock by asserting AZ_DOCK_EN# and then eventually de-asserts DOCK_RST#.
This completes within the 7 ms mentioned in step 2).
241
Related parts for 876784
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation