876784 Intel, 876784 Datasheet - Page 184
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
876784
Manufacturer Part Number
876784
Description
Manufacturer
Intel
Datasheet
1.876784.pdf
(848 pages)
Specifications of 876784
Lead Free Status / RoHS Status
Compliant
- Current page: 184 of 848
- Download datasheet (7Mb)
5.16.1.1
Table 5-41.
5.16.1.2
5.16.1.3
184
PIO IDE Timing Modes
IDE data port transaction latency consists of startup latency, cycle latency, and
shutdown latency. Startup latency is incurred when a PCI master cycle targeting the
IDE data port is decoded and the DA[2:0] and CSxx# lines are not set up. Startup
latency provides the setup time for the DA[2:0] and CSxx# lines prior to assertion of
the read and write strobes (DIOR# and DIOW#).
Cycle latency consists of the I/O command strobe assertion length and recovery time.
Recovery time is provided so that transactions may occur back-to-back on the IDE
interface (without incurring startup and shutdown latency) without violating minimum
cycle periods for the IDE interface. The command strobe assertion width for the
enhanced timing mode is selected by the IDE_TIM Register and may be set to 2, 3, 4,
or 5 PCI clocks. The recovery time is selected by the IDE_TIM Register and may be set
to 1, 2, 3, or 4 PCI clocks.
If IORDY is asserted when the initial sample point is reached, no wait-states are added
to the command strobe assertion length. If IORDY is negated when the initial sample
point is reached, additional wait-states are added. Since the rising edge of IORDY must
be synchronized, at least two additional PCI clocks are added.
Shutdown latency is incurred after outstanding scheduled IDE data port transactions
(either a non-empty write post buffer or an outstanding read prefetch cycles) have
completed and before other transactions can proceed. It provides hold time on the
DA[2:0] and CSxx# lines with respect to the read and write strobes (DIOR# and
DIOW#). Shutdown latency is two PCI clocks in duration.
The IDE timings for various transaction types are shown in
IORDY Masking
The IORDY signal can be ignored and assumed asserted at the first IORDY Sample Point
(ISP) on a drive by drive basis via the IDETIM Register.
PIO 32-Bit IDE Data Port Accesses
A 32-bit PCI transaction run to the IDE data address (01F0h primary) results in two
back to back 16-bit transactions to the IDE data port. The 32-bit data port feature is
enabled for all timings, not just enhanced timing. For compatible timings, a shutdown
and startup latency is incurred between the two, 16-bit halves of the IDE transaction.
This ensures that the chip selects are deasserted for at least two PCI clocks between
the two cycles.
IDE Transaction Timings (PCI Clocks)
Non-Data Port Compatible
Data Port Compatible
Fast Timing Mode
IDE Transaction Type
Latency
Startup
4
3
2
Point (ISP)
Sample
IORDY
2–5
11
6
Recovery Time
Table
Intel
(RCT)
1–4
22
14
5-41.
®
ICH7 Family Datasheet
Functional Description
Shutdown
Latency
2
2
2
Related parts for 876784
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![RJ80535VC600512](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
![82550GY](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
![DA28F320J5-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
![G28F640J5-150](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5-100](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
![DA28F640J5A-150](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
![DA28F320J5A-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5A-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
![NHE6300ESB](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
![NH82801DB](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
![FW82801FB](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
![28F640J3A120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
![FW82439TX](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation