LFXP3C-3TN100I Lattice, LFXP3C-3TN100I Datasheet - Page 209

• Manufacturer Part Number: LFXP3C-3TN100I
• Description: FPGA - Field Programmable Gate Array 3.1K LUTs 62 IO 1.8/ 2.5/3.3V -3 Spd I
• Manufacturer: Lattice

Specifications of LFXP3C-3TN100I

• Number Of Programmable I/os: 62
• Data Ram Size: 55296
• Supply Voltage (max): 3.465 V
• Maximum Operating Temperature: + 100 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.71 V
• Package / Case: TQFP-100
• Package: 100TQFP
• Family Name: LatticeXP
• Device Logic Units: 3000
• Maximum Internal Frequency: 320 MHz
• Typical Operating Supply Voltage: 1.8|2.5|3.3 V
• Maximum Number Of User I/os: 62
• Ram Bits: 55296
• Re-programmability Support: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Lattice Semiconductor
Distributed Single Port RAM (Distributed_SPRAM) – PFU Based
PFU-based Distributed Single Port RAM is created using the 4-input LUT (Look-Up Table) available in the PFU.
These LUTs can be cascaded to create larger distributed memory sizes. The memory’s address and output regis-
ters are optional.
Figure 9-51 shows the Distributed Single Port RAM module as generated by the IPexpress.
Figure 9-51. Distributed Single Port RAM Module Generated by IPexpress
The generated module makes use of the 4-input LUT available in the PFU. Additional logic like Clock, ClockEn and
Reset is generated by utilizing the resources available in the PFU. The basic Distributed Single Port RAM primitive
for the LatticeECP/EC and LatticeXP devices is shown in Figure 9-52.
Figure 9-52. Distributed Single Port RAM (Distributed_SPRAM) for LatticeECP/EC and LatticeXP Devices
Ports such as Read Clock (RdClock) and Read Clock Enable (RdClockEn) are not available in the hardware primi-
tive. These are generated by IPexpress when the user wants to enable the output registers in the IPexpress config-
uration.
The various ports and their definitions for the memory are included in Table 9-14. The table lists the corresponding
ports for the module generated by IPexpress and for the primitive.
AD[3:0]
ClockEn
Address
DI[1:0]
WRE
Reset
Clock
Data
CK
WE
Distributed Single Port
PFU
9-44
PFU based
Memory
LatticeECP/EC and LatticeXP Devices
DO[1:0]
Q
Memory Usage Guide