EFM32TG210F32 Energy Micro, EFM32TG210F32 Datasheet - Page 273

• Manufacturer Part Number: EFM32TG210F32
• Description: MCU 32BIT 32KB FLASH 32-QFN
• Manufacturer: Energy Micro
• Series: Tiny Geckor

Specifications of EFM32TG210F32

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.8 V
• Data Converters: A/D 4x12b, D/A 1x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad
• Processor Series: EFM32
• Core: ARM Cortex-M3
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: UART, I2C, SPI
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 17
• Number Of Timers: 1
• Operating Supply Voltage: 1.8 V to 3.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Processor To Be Evaluated: EFM32TG210
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

18.3.2 Compare Channels
18.3.2.1 LETIMER Triggers
18.3.2.2 PRS Sources
18.3.3 Interrupts
2010-12-21 - d0034_Rev0.90
Table 18.1. RTC Resolution Vs Overflow
Two compare channels are available in the RTC. The compare values can be set by writing to the RTC
compare channel registers RTC_COMPn, and when RTC_CNT is equal to one of these, the respective
compare interrupt flag COMPn is set.
If COMP0TOP is set, the compare value set for compare channel 0 is used as a top value for the RTC,
and the timer is cleared on a compare match with compare channel 0. If using the COMP0TOP setting,
make sure to set this bit prior to or at the same time the EN bit is set. Setting COMP0TOP after the EN
bit is set may cause unintended operation (i.e. if CNT > COMP0).
A compare event on either of the compare channels can start the LETIMER. See the LETIMER
documentation for more information on this feature.
Both the compare channels of the RTC can be used as PRS sources. They will generate a pulse lasting
one RTC clock cycle on a compare match.
The interrupts generated by the RTC are combined into one interrupt vector. If interrupts for the RTC is
enabled, an interrupt will be made if one or more of the interrupt flags in RTC_IF and their corresponding
bits in RTC_IEN are set. Interrupt events are overflow and compare match on either compare channels.
Clearing of an interrupt flag is performed by writing to the corresponding bit in the RTC_IFC register.
RTC_PRESC
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Resolution
30,5 µs
61,0 µs
122 µs
244 µs
488 µs
977 µs
1,95 ms
3,91 ms
7,81 ms
15,6 ms
31,25 ms
62,5 ms
0,125 s
0,25 s
0,5 s
1 s
...the world's most energy friendly microcontrollers
273
Overflow
512 s
1024 s
2048 s
1,14 hours
2,28 hours
4,55 hours
9,10 hours
18,2 hours
1,52 days
3,03 days
6,07 days
12,1 days
24,3 days
48,5 days
97,1 days
194 days
www.energymicro.com