SAK-TC1796-256F150E BD Infineon Technologies, SAK-TC1796-256F150E BD Datasheet - Page 8

• Manufacturer Part Number: SAK-TC1796-256F150E BD
• Description: IC MCU 32BIT FLASH PG-BGA-416
• Manufacturer: Infineon Technologies
• Series: TC17xxr

Specifications of SAK-TC1796-256F150E BD

• Core Processor: TriCore
• Core Size: 32-Bit
• Speed: 150MHz
• Connectivity: ASC, CAN, EBI/EMI, MLI, MSC, SSC
• Peripherals: DMA, POR, WDT
• Number Of I /o: 123
• Program Memory Size: 2MB (2M x 8)
• Program Memory Type: FLASH
• Ram Size: 256K x 8
• Voltage - Supply (vcc/vdd): 1.42 V ~ 1.58 V
• Data Converters: A/D 44x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 416-BGA
• Packages: PG-BGA-416
• Max Clock Frequency: 150.0 MHz
• Sram (incl. Cache): 256.0 KByte
• Can Nodes: 4
• A / D Input Lines (incl. Fadc): 44
• Program Memory: 2.0 MB
• For Use With: B158-H8537-G2-X-7600IN - KIT STARTER TC179X FAMILY
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: KT1796256F150EBDXP; SAK-TC1796-256F150EBDIN; SP000228336

•
•
•
•
•
•
•
•
•
•
•
Data Sheet
– One MultiCAN Module with four CAN nodes and 128 free assignable message
– Two General Purpose Timer Array Modules (GPTA) with additional Local Timer
– Two 16-channel Analog-to-Digital Converter units (ADC) with selectable 8-bit, 10-
– One 4-channel Fast Analog-to-Digital Converter unit (FADC) with concatenated
44 analog input lines for ADC and FADC
123 digital general purpose I/O lines, 4 input lines
Digital I/O ports with 3.3 V capability
On-chip debug support for OCDS Level 1 and 2 (CPU, PCP3, DMA)
Dedicated Emulation Device chip for multi-core debugging, tracing, and calibration
via USB V1.1 interface available (TC1796ED)
Power Management System
Clock Generation Unit with PLL
Core supply voltage of 1.5 V
I/O voltage of 3.3 V
Full automotive temperature range: -40° to +125°C
P/PG-BGA-416-4 package
objects for high efficiency data handling via FIFO buffering and gateway data
transfer (one CAN node supports TTCAN functionality)
Cell Array (LTCA2) providing a powerful set of digital signal filtering and timer
functionality to realize autonomous and complex Input/Output management
bit, or 12-bit resolution
comb filters for hardware data reduction: supporting 10-bit resolution, min.
conversion time of 280ns
8
Summary of Features
V1.0, 2008-04
TC1796