HD64F2676VFC33 Renesas Electronics America, HD64F2676VFC33 Datasheet - Page 387

IC H8S MCU FLASH 256K 144-QFP

HD64F2676VFC33

Manufacturer Part Number
HD64F2676VFC33
Description
IC H8S MCU FLASH 256K 144-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2676VFC33

Core Processor
H8S/2600
Core Size
16-Bit
Speed
33MHz
Connectivity
IrDA, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2676VFC33
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33
Quantity:
9 520
Part Number:
HD64F2676VFC33
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33V
Manufacturer:
ROHM
Quantity:
750 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
120
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
This LSI has a built-in four-channel external bus transfer DMA controller (EXDMAC). The
EXDMAC can carry out high-speed data transfer, in place of the CPU, to and from external
devices and external memory with a DACK (DMA transfer notification) facility.
8.1
Figure 8.1 shows a block diagram of the EXDMAC.
EDMA260A_010020020400
Direct specification of 16-Mbyte address space
Selection of byte or word transfer data length
Maximum number of transfers: 16M (16,777,215)/infinite (free-running)
Selection of dual address mode or single address mode
Selection of cycle steal mode or burst mode as bus mode
Selection of normal mode or block transfer mode as transfer mode
Two kinds of transfer requests: external request and auto-request
An interrupt request can be sent to the CPU at the end of the specified number of transfers.
Repeat area designation function:
Operation in parallel with internal bus master:
Acceptance of a transfer request and the start of transfer processing can be reported to an
external device via the EDRAK pin.
Module stop mode can be set.
Features
Section 8 EXDMA Controller
Rev. 3.00 Mar 17, 2006 page 335 of 926
Section 8 EXDMA Controller
REJ09B0283-0300

Related parts for HD64F2676VFC33