PEF2256EV22NP Lantiq, PEF2256EV22NP Datasheet - Page 368

PEF2256EV22NP

Manufacturer Part Number
PEF2256EV22NP
Description
Manufacturer
Lantiq
Datasheet

Specifications of PEF2256EV22NP

Number Of Transceivers
1
Screening Level
Industrial
Mounting
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Supplier Unconfirmed
Interrupt Mask Registers
Value after reset: FF
IMR0
IMR1
IMR2
IMR3
IMR4
IMR5
IMR(5:0)
Data Sheet
CASE
XPR2
RME
FAR
XSP
ES
7
Interrupt Mask Register
Each interrupt source can generate an interrupt signal on port INT
(characteristics of the output stage are defined by register IPC). A “1”
in a bit position of IMR(5:0) sets the mask active for the interrupt
status in ISR(5:0). Masked interrupt statuses neither generate a
signal on INT, nor are they visible in register GIS. Moreover, they are
– not displayed in the Interrupt Status Register if bit GCR.VIS is
– displayed in the Interrupt Status Register if bit GCR.VIS is set
After reset, all interrupts are disabled.
XPR3
RDO
SEC
XSN
RFS
LFA
H
, FF
cleared
H
, FF
MFAR
RME2
RME3
ALLS
ISF
H
, FF
H
LMFA
RFS2
RFS3
RMB
,FF
XDU
H
368
LLBSC
RDO2
RDO3
XMB
RSC
AIS
ALLS2
ALLS3
CRC6
SUEX
LOS
PDEN
XLSC
XDU2
XDU3
RAR
RSN
Rev. 1.1, 2005-06-13
T1/J1 Registers
PEF 2256 H/E
RPF2
RPF3
RPF
XPR
RSP
RA
0
FALC
(14)
(15)
(16)
(17)
(18)
(19)
®
56

Related parts for PEF2256EV22NP