tmp1940cyaf TOSHIBA Semiconductor CORPORATION, tmp1940cyaf Datasheet - Page 68

no-image

tmp1940cyaf

Manufacturer Part Number
tmp1940cyaf
Description
32-bit Tx System Risc Tx19 Family
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet
5.6.5
5.6.6
(1) Mode transitions from NORMAL to STOP to NORMAL
(2) Mode transitions from NORMAL to SLEEP to NORMAL
fsys
(High-speed clock)
Mode
CG
(High-speed clock)
Warm-up (W-up)
fsys
(High-speed clock)
Mode
CG
(High-speed clock)
CG
(Low-speed clock)
Warm-up (W-up)
STOP Mode
STOP mode depend on the setting of the SYSCR2.DRVE bit, as shown in Table 5.8. Upon detection of
wake-up signaling, the warm-up period timer should be activated to allow sufficient time for the
oscillator to restart and stabilize before exiting STOP mode. After that, the system clock output can
restart. On exiting STOP mode, the TMP1940CYAF enters either NORMAL or SLOW mode, as
programmed by the RXEN, RXTEN and RSYSCK bits of the SYSCR0.
warm-up period is chosen through the SYSCR2.WUPT[1:0] bits.
Returning from a Standby Mode
The STOP mode stops the whole TMP1940CYAF, including the on-chip oscillator. Pin states in
These register bits must be programmed prior to the instruction that activates a standby mode. The
Low-speed clock (fs) continues oscillation.
When fosc = 8 MHz
When fosc = 8 MHz
SYSCR2.WUPT[1:0]
SYSCR2.WUPT[1:0]
W-up Time Select
W-up Time Select
NORMAL
10 (2
11 (2
01 (2
10 (2
11 (2
01 (2
NORMAL
14
16
8
16
14
8
/fosc)
/fosc)
/fosc)
/fosc)
/fosc)
/fosc)
TMP1940CYAF-26
Don’t use (Note)
Don’t use (Note)
W-up Time (fc)
W-up Time (fc)
2.048 ms
8.192 ms
2.048 ms
8.192 ms
System clock stopped
System clock stopped
High-speed clock
Warm-up started
Warm-up started
oscillator started
High-speed clock
oscillator started
STOP
SLEEP
Note: In the TMP1940FDBF, with an integrated
Note: In the TMP1940FDBF, with an integrated
flash memory, the WUPT[1:0] bits must not
be set to 01 because this does not allow
enough time for the internal system to
resume.
flash memory, the WUPT[1:0] bits must
not be set to 01 because this does not
allow enough time for the internal system
to resume.
Low-speed clock (fs) continues oscillation.
Warm-up completed
Warm-up completed
TMP1940CYAF
NORMAL
NORMAL

Related parts for tmp1940cyaf