tmp1940cyaf TOSHIBA Semiconductor CORPORATION, tmp1940cyaf Datasheet - Page 246

no-image

tmp1940cyaf

Manufacturer Part Number
tmp1940cyaf
Description
32-bit Tx System Risc Tx19 Family
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet
SBI0BR0
(0xFFFF_F244)
SBI0BR1
(0xFFFF_F245)
SBI0DBR
(0xFFFF_F241)
I2C0AR
(0xFFFF_F242)
Name
Read/Write
Reset Value
Function
Name
Read/Write
Reset Value
Function
Name
Read/Write
Reset Value
Name
Read/Write
Reset Value
Function
Note:
In transmitter mode, data must be written to this register, with bit 7 being the most-significant
bit (MSB).
Internal
clock
0: Off
1: On
When the SBI is addressed as a slave, this field specifies a 7-bit I
which the SBI responds.
P4EN
R/W
DB7
SA6
7
7
7
7
0
0
Serial Bus Interface Baud Rate Register 0
Serial Bus Interface Baud Rate Register 1
Serial Bus Interface Data Buffer Register
Figure 14.6 I
IDLE
0: Off
1: On
I2SBI0
R/W
DB6
I
SA5
2
6
6
6
6
0
0
C Bus Address Register
TMP1940CYAF-204
2
C Bus Mode Registers (4)
DB5
SA4
5
5
5
5
0
R (receive) / W (transmit)
DB4
SA3
4
4
4
4
0
Undefined
W
SBI on/off in IDLE mode
Controls the iternal baud rate generator
Address recognition mode
DB3
SA2
3
3
3
3
0
0
1
0
1
0
1
Off
On
Off
On
Recognizes the slave address.
Does not recognize the slave address.
TMP1940CYAF
2
DB2
SA1
C-bus address to
2
2
2
2
0
DB1
SA0
1
1
1
1
0
Address
recognition
mode
Must be
written as
0.
DB0
ALS
W
0
0
0
0
0

Related parts for tmp1940cyaf