NH82801HEM S LB9B Intel, NH82801HEM S LB9B Datasheet - Page 97

• Manufacturer Part Number: NH82801HEM S LB9B
• Manufacturer: Intel

Specifications of NH82801HEM S LB9B

• Lead Free Status / RoHS Status: Compliant

Intel
Table 33.
Intel
®
®
ICH8 Family Datasheet
ICH8 Pin States
Signal Name
CL_DATA0
PWM[2:0]
CL_RST#
Power Plane and States for Output and I/O Signals for Desktop Configurations
(Sheet 5 of 5)
NOTES:
1.
2.
3.
4.
5.
6.
7.
8.
9.
CL_CLK
PECI
SST
ICH8 drives these signals High after the processor Reset
GPIO[18] will toggle at a frequency of approximately 1 Hz when the ICH8 comes out of
reset
CPUPWRGD represents a logical AND of the ICH8’s VRMPWRGD and PWROK signals, and
thus will be driven low by ICH8 when either VRMPWRGD or PWROK are inactive. During
boot, or during a hard reset with power cycling, CPUPWRGD will be expected to transition
from low to High-Z.
The states of Core and processor signals are evaluated at the times During PLTRST# and
Immediately after PLTRST#. The states of the LAN and GLAN signals are evaluated at the
times During LAN_RST# and Immediately after LAN_RST#. The states of the Controller
Link signals are taken at the times During CL_RST# and Immediately after CL_RST#. The
states of the Suspend signals are evaluated at the times During RSMRST# and
Immediately after RSMRST#. The states of the HDA signals are evaluated at the times
During HDA_RST# and Immediately after HDA_RST#.
ICH8 drives these signals Low before PWROK rising and Low after the processor Reset.
SLP_S5# signals will be high in the S4 state.
Low until Intel High Definition Audio Controller Reset bit set (D27:F0:Offset
HDBAR+08h:bit 0), at which time HDA_RST# will be High and HDA_BIT_CLK will be
Running.
PETp/n[6:1] high until port is enabled by software.
The SLP_M# state will be determined by Intel
Intel
Controller
Controller
Controller
Suspend
Power
Plane
Core
Link
Link
Link
CPU
®
Quiet System Technology (Desktop Only)
During
Reset
Low
Low
Low
Low
Low
Low
Controller Link
4
Immediately
after Reset
High
Low
Low
Low
Low
Low
®
AMT policies.
4
Defined
Defined
Defined
High
Low
Low
S1
High
Off
Off
Off
Off
Off
S3
S4/S5
High
Off
Off
Off
Off
Off
97