NH82801HEM S LB9B Intel, NH82801HEM S LB9B Datasheet - Page 575

no-image

NH82801HEM S LB9B

Manufacturer Part Number
NH82801HEM S LB9B
Description
Manufacturer
Intel
Datasheet

Specifications of NH82801HEM S LB9B

Lead Free Status / RoHS Status
Compliant
UHCI Controllers Registers
14.2
Table 131.
Intel
®
ICH8 Family Datasheet
USB I/O Registers
Some of the read/write register bits that deal with changing the state of the USB hub
ports function such that on read back they reflect the current state of the port, and not
necessarily the state of the last write to the register. This allows the software to poll the
state of the port and wait until it is in the proper state before proceeding. A host
controller reset, global reset, or port reset will immediately terminate a transfer on the
affected ports and disable the port. This affects the USBCMD register, bit 4 and the
PORTSC registers, bits [12,6,2]. See individual bit descriptions for more detail.
USB I/O Registers
NOTES:
1.
BASE +
00–01h
02–03h
04–05h
06–07h
08–0Bh
0D–0Fh
10–11h
12–13h
Offset
0Ch
These registers are WORD writable only. Byte writes to these registers have unpredictable
effects.
FRBASEADD
Mnemonic
USBINTR
PORTSC0
PORTSC1
SOFMOD
USBCMD
USBSTS
FRNUM
USB Command
USB Status
USB Interrupt Enable
Frame Number
Frame List Base Address
Start of Frame Modify
Port 0 Status/Control
Port 1 Status/Control
Reserved
Register Name
Undefined
Default
0000h
0020h
0000h
0000h
0080h
0080h
40h
R/W (see Note 1)
R/WC, RO, R/W
R/WC, RO, R/W
(see Note 1)
(see Note 1)
R/WC
Type
R/W
R/W
R/W
R/W
575

Related parts for NH82801HEM S LB9B