UPD78F0138HGK-9ET-A Renesas Electronics America, UPD78F0138HGK-9ET-A Datasheet - Page 269

no-image

UPD78F0138HGK-9ET-A

Manufacturer Part Number
UPD78F0138HGK-9ET-A
Description
MCU 8BIT 60K FLASH 64TQFP
Manufacturer
Renesas Electronics America
Series
78K0/Kx1+r
Datasheet

Specifications of UPD78F0138HGK-9ET-A

Core Processor
78K/0
Core Size
8-Bit
Speed
16MHz
Connectivity
3-Wire SIO, LIN, UART/USART
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
42
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
(11) A/D converter sampling time and A/D conversion start delay time
Note The A/D conversion start delay time is the time after wait period. For the wait function, see CHAPTER 33
Remark f
(12) Register generating wait cycle
FR2
Sampling timing
0
0
0
1
1
1
The A/D converter sampling time differs depending on the set value of the A/D converter mode register (ADM).
The delay time exists until actual sampling is started after A/D converter operation is enabled.
When using a set in which the A/D conversion time must be strictly observed, care is required for the contents
shown in Figure 12-21 and Table 12-3.
Do not read data from the ADCR register and do not write data to the ADM, ADS, PFM, and PFT registers while
the CPU is operating on the subsystem clock and while high-speed system clock oscillation is stopped.
Other than above
CAUTIONS FOR WAIT.
Table 12-3. A/D Converter Sampling Time and A/D Conversion Start Delay Time (ADM Set Value)
X
INTAD
FR1
ADCS
: High-speed system clock oscillation frequency
0
0
1
0
0
1
Figure 12-21. Timing of A/D Converter Sampling and A/D Conversion Start Delay
ADCS
FR0
0
1
0
0
1
0
1 or ADS rewrite
288/f
240/f
192/f
144/f
120/f
96/f
Setting prohibited
period
Wait
X
X
X
X
X
X
conversion
start delay
Conversion Time
A/D
time
CHAPTER 12 A/D CONVERTER
User’s Manual U16899EJ3V0UD
Sampling
time
Conversion time
40/f
32/f
24/f
20/f
16/f
12/f
Sampling Time
X
X
X
X
X
X
32/f
28/f
24/f
16/f
14/f
12/f
A/D Conversion Start Delay Time
X
X
X
X
X
X
MIN.
Sampling
Conversion time
time
36/f
32/f
28/f
18/f
16/f
14/f
X
X
X
X
X
X
MAX.
Note
267

Related parts for UPD78F0138HGK-9ET-A