DF70844AD80FPV Renesas Electronics America, DF70844AD80FPV Datasheet - Page 220

• Manufacturer Part Number: DF70844AD80FPV
• Description: IC SUPERH MCU FLASH 112LQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7080r

Specifications of DF70844AD80FPV

• Core Size: 32-Bit
• Program Memory Size: 256KB (256K x 8)
• Core Processor: SH-2
• Speed: 80MHz
• Connectivity: EBI/EMI, FIFO, I²C, SCI, SSU
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 76
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• No. Of I/o's: 76
• Ram Memory Size: 16KB
• Cpu Speed: 80MHz
• Digital Ic Case Style: LQFP
• Supply Voltage Range: 3V To 3.6V, 4.5V To 5.5V
• Embedded Interface Type: I2C, SCI
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: R0K570865S001BE - KIT STARTER FOR SH7086R0K570865S000BE - KIT STARTER FOR SH7086HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Section 7 User Break Controller (UBC)
3. When data access (address only) is specified as a break condition:
4. When data access (address + data) is specified as a break condition:
7.4.6
1. Setting PCTE in BRCR to 1 enables PC traces. When branch (branch instruction, and interrupt
2. The values stored in BRSR and BRDR are as given below due to the kind of branch.
3. BRSR and BRDR have four pairs of queue structures (eight pairs for the F-ZTAT version
4. Since four pairs (eight pairs for the F-ZTAT version supporting full functions of E10A) of
Rev. 3.00 May 17, 2007 Page 162 of 1582
REJ09B0181-0300
The address of the instruction immediately after the instruction that matched the break
condition is saved in the stack. The instruction that matches the condition is executed, and the
user break occurs before the next instruction is executed. However when a delay slot
instruction matches the condition, the branch destination address is saved in the stack.
When a data value is added to the break conditions, the address of an instruction that is within
two instructions of the instruction that matched the break condition is saved in the stack. At
which instruction the user break occurs cannot be determined accurately.
When a delay slot instruction matches the condition, the branch destination address is saved in
the stack. If the instruction following the instruction that matches the break condition is a
branch instruction, the user break may occur after the branch instruction or delay slot has
finished. In this case, the branch destination address is saved in the stack.
exception) is generated, the branch source address and branch destination address are stored in
BRSR and BRDR, respectively.
 If a branch occurs due to a branch instruction, the address of the branch instruction is saved
 If a branch occurs due to an interrupt or exception, the value saved in stack due to
supporting full functions of E10A). The top of queues is read first when the address stored in
the PC trace register is read. BRSR and BRDR share the read pointer. Read BRSR and BRDR
in order, the queue only shifts after BRDR is read. After switching the PCTE bit (in BRCR) off
and on, the values in the queues are invalid.
queue are shared with the AUD, set the PCTE bit in BRCR to 1 after setting the MSTP25 bit in
STBCR5 to 0 and the AUDSRST bit in STBCR6 to 1. Although the AUD is only available in
the F-ZTAT version supporting full functions of the E10A, this setting should also be made in
the normal F-ZTAT version.
in BRSR and the address of the branch destination instruction is saved in BRDR.
exception occurrence is saved in BRSR and the start address of the exception handling
routine is saved in BRDR.
PC Trace