ST92F150CV1QB STMicroelectronics, ST92F150CV1QB Datasheet - Page 278

• Manufacturer Part Number: ST92F150CV1QB
• Description: MCU 8BIT 128K FLASH 100PQFP
• Manufacturer: STMicroelectronics
• Series: ST9r

Specifications of ST92F150CV1QB

• Core Processor: ST9
• Core Size: 8/16-Bit
• Speed: 24MHz
• Connectivity: CAN, I²C, LIN, SCI, SPI
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 77
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 100-QFP
• Processor Series: ST92F15x
• Core: ST9
• Data Bus Width: 8 bit, 16 bit
• Data Ram Size: 6 KB
• Interface Type: CAN, I2C, SCI, SPI
• Maximum Clock Frequency: 24 MHz
• Number Of Programmable I/os: 80
• Number Of Timers: 5 x 16 bit
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: ST92F150-EPB
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 16 bit x 10 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-4882

I2C BUS INTERFACE
I
I
R245 - Read / Write
Register Page: 20 (I2C_0) or 22 (I2C_1)
Reset Value: 0000 0000 (00h)
Bits 7:6,4 = FREQ[2:0] Frequency bits.
IMPORTANT: To guarantee correct operation,
set these bits before enabling the interface
(while I2CCR.PE=0).
These bits can be set only when the interface is
disabled (I2CCR.PE=0). To configure the interface
to I
sponding to the microcontroller internal frequency
INTCLK.
Note: If an incorrect value, with respect to the
MCU internal frequency, is written in these bits,
the timings of the peripheral will not meet the I
bus standard requirements.
Note: The FREQ[2:0] = 100, 101, 110, 111 config-
urations must not be used.
Bit 5 = EN10BIT Enable 10-bit I
When this bit is set, the 10-bit I
abled.
This bit can be written only when the peripheral is
disabled (I2CCR.PE=0).
0: 7-bit mode selected
1: 10-bit mode selected
Bits 4:3 = Reserved.
Bits 2:1 = ADD[9:8] Interface address.
These are the most significant bits of the I
address of the interface (10-bit mode only). They
278/429
FREQ1 FREQ0 EN10BIT FREQ2
9
2
2
C BUS INTERFACE (Cont’d)
C OWN ADDRESS REGISTER 2 (I2COAR2)
7
INTCLK
14 - 24
Range
2
2.5 - 6
10- 14
(MHz)
6- 10
C specified delays, select the value corre-
FREQ2
0
0
0
0
FREQ1
0
0
0
1
1
2
2
Cbus mode is en-
ADD9 ADD8
Cbus mode.
FREQ0
0
1
0
1
2
Cbus
0
0
2
C
are not cleared when the interface is disabled
(I2CCR.PE=0).
Bit 0 = Reserved.
I
R246 - Read / Write
Register Page: 20 (I2C_0) or 22 (I2C_1)
Reset Value: 0000 0000 (00h)
Bits 7:0 = DR[7:0] I2C Data.
– In transmitter mode:
– In receiver mode:
GENERAL CALL ADDRESS (I2CADR)
R247 - Read / Write
Register Page: 20 (I2C_0) or 22 (I2C_1)
Reset Value: 1010 0000 (A0h)
Bits 7:0 = ADR[7:0] Interface address.
These bits define the I
of the interface. It must be written with the correct
value depending on the use of the peripheral.If the
peripheral is used in I
must be loaded as General Call address.
The customer could load the register with other
values.
The bits can be written only when the peripheral is
disabled (I2CCR.PE=0)
The ADR0 bit is don’t care; the interface acknowl-
edges either 0 or 1.
Note: Address 01h is always ignored.
2
ADR7 ADR6 ADR5 ADR4 ADR3 ADR2 ADR1 ADR0
DR7
C DATA REGISTER (I2CDR)
I2CDR contains the next byte of data to be trans-
mitted. The byte transmission begins after the
microcontroller has written in I2CDR or on the
next rising edge of the clock if DMA is complete.
I2CDR contains the last byte of data received.
The next byte receipt begins after the I2CDR
read by the microcontroller or on the next rising
edge of the clock if DMA is complete.
7
7
DR6
DR5
DR4
2
2
C bus mode, the 00h value
Cbus General Call address
DR3
DR2
DR1
DR0
0
0