DF2437FV Renesas Electronics America, DF2437FV Datasheet - Page 506

IC H8S/2437 MCU FLASH 128QFP

DF2437FV

Manufacturer Part Number
DF2437FV
Description
IC H8S/2437 MCU FLASH 128QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2400r
Datasheets

Specifications of DF2437FV

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
128-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DF2437FV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
16.4.4
Before transmitting and receiving data, first clear the TE and RE bits in SCR to 0, then initialize
the SCI as shown in figure 16.5. When the operating mode, transfer format, etc., is changed, the
TE and RE bits must be cleared to 0 before making the change using the following procedure.
When the TE bit is cleared to 0, the TDRE flag in SSR is set to 1. Note that clearing the RE bit to
0 does not initialize the contents of the RDRF, PER, FER, and ORER flags in SSR, or the contents
of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even
during initialization.
Rev.2.00 May. 28, 2009 Page 466 of 732
REJ09B0059-0200
SCI Initialization (Asynchronous Mode)
SCR to 1, and set RIE, TIE, TEIE,
Clear TE and RE bits in SCR to 0
Set CKE1 and CKE0 bits in SCR
Set data transfer format in
<Initialization completion>
(TE and RE bits are 0)
1-bit interval elapsed?
Set TE and RE bits in
Start initialization
Set value in BRR
SMR and SCMR
and MPIE bits
Figure 16.5 Sample SCI Initialization Flowchart
Yes
Wait
No
[1]
[2]
[3]
[4]
[1] Set the clock selection in SCR.
[2] Set the data transfer format in SMR
[3] Write a value corresponding to the
[4] Wait at least one bit interval, then
Be sure to clear bits RIE, TIE,
TEIE, and MPIE, and bits TE and
RE, to 0.
When the clock is selected in
asynchronous mode, it is output
immediately after SCR settings are
made.
and SCMR.
bit rate to BRR. Not necessary if
an external clock is used.
set the TE bit or RE bit in SCR to 1.
Also set the RIE, TIE, TEIE, and
MPIE bits.
Setting the TE and RE bits enables
the TxD and RxD pins to be used.

Related parts for DF2437FV