S912XEQ384J3MALR Freescale Semiconductor, S912XEQ384J3MALR Datasheet - Page 559

no-image

S912XEQ384J3MALR

Manufacturer Part Number
S912XEQ384J3MALR
Description
S912XEQ Series 16 Bit 50 Mhz 384 KB Flash 24 KB Ram Microcontroller - LQFP-112
Manufacturer
Freescale Semiconductor
Datasheet
14.3.2.25 Output Compare Pin Disconnect Register (OCPD)
Read: Anytime
Write: Anytime
All bits reset to zero.
14.3.2.26 Precision Timer Prescaler Select Register (PTPSR)
Read: Anytime
Write: Anytime
All bits reset to zero.
Freescale Semiconductor
Module Base + 0x002C
Module Base + 0x002E
OCPD[7:0]
PTPS[7:0]
Reset
Reset
Field
Field
7:0
7:0
W
W
R
R
OCPD7
PTPS7
Output Compare Pin Disconnect Bits
0 Enables the timer channel IO port. Output Compare actions will occur on the channel pin. These bits do not
1
Precision Timer Prescaler Select Bits — These eight bits specify the division rate of the main Timer prescaler.
These are effective only when the PRNT bit of TSCR1 is set to 1.
in this case.
The newly selected prescale factor will not take effect until the next synchronized edge where all prescale counter
stages equal zero.
0
0
7
7
Disables the timer channel IO port. Output Compare actions will not affect on the channel pin; the output
affect the input capture or pulse accumulator functions.
compare flag will still be set on an Output Compare event.
Figure 14-49. Precision Timer Prescaler Select Register (PTPSR)
Figure 14-48. Output Compare Pin Disconnect Register (OCPD)
OCPD6
PTPS6
0
0
6
6
MC9S12XE-Family Reference Manual Rev. 1.24
Table 14-33. PTPSR Field Descriptions
Table 14-32. OCPD Field Descriptions
OCPD5
PTPS5
0
0
5
5
OCPD4
PTPS4
0
0
4
4
Description
Description
OCPD3
PTPS3
0
0
3
3
Chapter 14 Enhanced Capture Timer (ECT16B8CV3)
Table 14-34
OCPD2
PTPS2
0
0
2
2
shows some selection examples
OCPD1
PTPS1
0
0
1
1
OCPD0
PTPS0
0
0
0
0
559

Related parts for S912XEQ384J3MALR