S912XEQ384J3MALR Freescale Semiconductor, S912XEQ384J3MALR Datasheet - Page 447

no-image

S912XEQ384J3MALR

Manufacturer Part Number
S912XEQ384J3MALR
Description
S912XEQ Series 16 Bit 50 Mhz 384 KB Flash 24 KB Ram Microcontroller - LQFP-112
Manufacturer
Freescale Semiconductor
Datasheet
SBC
Operation
RS1 - RS2 - C ⇒ RD
Subtracts the content of register RS2 and the value of the Carry bit from the content of register RS1 using
binary subtraction and stores the result in the destination register RD. Also the zero flag is carried forward
from the previous operation allowing 32 and more bit subtractions.
Example:
CCR Effects
Code and CPU Cycles
Freescale Semiconductor
N:
Z:
V:
C:
SBC RD, RS1, RS2
N
Set if bit 15 of the result is set; cleared otherwise.
Set if the result is $0000 and Z was set before this operation; cleared otherwise.
Set if a two´s complement overflow resulted from the operation; cleared otherwise.
RS1[15] & RS2[15] & RD[15]
Set if there is a carry from bit 15 of the result; cleared otherwise.
RS1[15] & RS2[15] | RS1[15] & RD[15]
Z
SUB
SBC
BCC
V
Source Form
C
R6,R4,R2
R7,R5,R3
new
MC9S12XE-Family Reference Manual Rev. 1.24
| RS1[15] & RS2[15] & RD[15]
Address
Mode
new
TRI
; R7:R6 = R5:R4 - R3:R2
; conditional branch on 32 bit subtraction
| RS2[15] & RD[15]
Subtract with Carry
0
0
0
1
new
new
1
Machine Code
RD
RS1
Chapter 10 XGATE (S12XGATEV3)
RS2
SBC
0
1
Cycles
P
447

Related parts for S912XEQ384J3MALR