PEF 2054 N V2.1 Infineon Technologies, PEF 2054 N V2.1 Datasheet - Page 61

no-image

PEF 2054 N V2.1

Manufacturer Part Number
PEF 2054 N V2.1
Description
IC INTERFACE CTRLR PCM LCC-44
Manufacturer
Infineon Technologies
Series
EPICr
Datasheet

Specifications of PEF 2054 N V2.1

Function
PCM Interface Controller
Interface
ISDN, PCM
Number Of Circuits
1
Voltage - Supply
5V
Current - Supply
9.5mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-LCC
Includes
Board Controller, Channel Switching
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power (watts)
-
Other names
PEF2054NV2.1XT
PEF2054NV21XK
SP000057916
SP000075438
Access in multiplexed P-interface mode:
4.2.3
4.2.3.1 Memory Access Control Register (MACR)
Access in demultiplexed P-interface mode:
Reset value: xx
With the MACR the P selects the type of memory (CM or DM), the type of field (data or
code) and the access mode (read or write) of the register access. When writing to the
control memory code field, MACR also contains the 4 bit code (CMC3..0) defining the
function of the addressed CFI time slot.
RWS
MOC3..0 Memory Operation Code.
CMC3..0
Note: Prior to a new access to any memory location (i.e. writing to MACR) the
Semiconductor Group
bit 7
RWS
STAR:MAC bit must be polled for “0”.
Memory Access Registers
Read/Write Select.
0…write operation on control or data memories
1…read operation on control or data memories
Control Memory Code.
These bits determine the type and destination of the memory operation as
shown below.
MOC3
H
MOC2
MOC1
61
MOC0
CMC3
read/write
read/write
Detailed Register Description
CMC2
address: 0
OMDR:RBS = 0
address: 00
CMC1
PEB 2055
PEF 2055
H
bit 0
H
CMC0

Related parts for PEF 2054 N V2.1