UPD78F0034BGC-8BS-A Renesas Electronics America, UPD78F0034BGC-8BS-A Datasheet - Page 421

no-image

UPD78F0034BGC-8BS-A

Manufacturer Part Number
UPD78F0034BGC-8BS-A
Description
MCU 8-Bit 78K0 CISC 32KB Flash 2.5V/3.3V/5V 64-Pin LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of UPD78F0034BGC-8BS-A

Package
64LQFP
Family Name
78K0
Maximum Speed
12 MHz
Ram Size
1 KB
Program Memory Size
32 KB
Operating Supply Voltage
2.5|3.3|5 V
Data Bus Width
8 Bit
Program Memory Type
Flash
Number Of Programmable I/os
51
Interface Type
3-Wire/UART
On-chip Adc
8-chx10-bit
Operating Temperature
-40 to 85 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F0034BGC-8BS-A
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
UPD78F0034BGC-8BS-A
Quantity:
9
Part Number:
UPD78F0034BGC-8BS-A(MS)
Manufacturer:
NEC
Quantity:
8 000
19.4.5 Interrupt request hold
request acknowledge is held pending until the end of execution of the next instruction. These instructions (interrupt
request hold instructions) are listed below.
CPU processing
There are instructions where, even if an interrupt request is issued for them while another instruction is executed,
• MOV PSW, #byte
• MOV A, PSW
• MOV PSW, A
• MOV1 PSW.bit, CY
• MOV1 CY, PSW.bit
• AND1 CY, PSW.bit
• OR1 CY, PSW.bit
• XOR1 CY, PSW.bit
• SET1 PSW.bit
• CLR1 PSW.bit
• RETB
• RETI
• PUSH PSW
• POP PSW
• BT PSW.bit, $addr16
• BF PSW.bit, $addr16
• BTCLR PSW.bit, $addr16
• EI
• DI
• Manipulate instructions for the IF0L, IF0H, IF1L, MK0L, MK0H, MK1L, PR0L, PR0H, and PR1L registers
Caution
Figure 19-14 shows the timing with which interrupt requests are held pending.
Remarks 1. Instruction N: Interrupt request hold instruction
IF
2. Instruction M: Instruction other than interrupt request hold instruction
3. The
The BRK instruction is not one of the above-listed interrupt request hold instructions. However,
the software interrupt activated by executing the BRK instruction causes the IE flag to be
cleared to 0. Therefore, even if a maskable interrupt request is generated during execution of
the BRK instruction, the interrupt request is not acknowledged. However, a non-maskable
interrupt request is acknowledged.
PR (priority level) values do not affect the operation of
Instruction N
Figure 19-14. Interrupt Request Hold
CHAPTER 19 INTERRUPT FUNCTIONS
User’s Manual U14046EJ5V0UD
Instruction M
Save PSW and PC, Jump
to interrupt servicing
IF (interrupt request).
Interrupt servicing
program
419

Related parts for UPD78F0034BGC-8BS-A