UPD78F0034BGC-8BS-A Renesas Electronics America, UPD78F0034BGC-8BS-A Datasheet - Page 356

no-image

UPD78F0034BGC-8BS-A

Manufacturer Part Number
UPD78F0034BGC-8BS-A
Description
MCU 8-Bit 78K0 CISC 32KB Flash 2.5V/3.3V/5V 64-Pin LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of UPD78F0034BGC-8BS-A

Package
64LQFP
Family Name
78K0
Maximum Speed
12 MHz
Ram Size
1 KB
Program Memory Size
32 KB
Operating Supply Voltage
2.5|3.3|5 V
Data Bus Width
8 Bit
Program Memory Type
Flash
Number Of Programmable I/os
51
Interface Type
3-Wire/UART
On-chip Adc
8-chx10-bit
Operating Temperature
-40 to 85 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F0034BGC-8BS-A
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
UPD78F0034BGC-8BS-A
Quantity:
9
Part Number:
UPD78F0034BGC-8BS-A(MS)
Manufacturer:
NEC
Quantity:
8 000
18.5 I
bus. Figure 18-10 shows the transfer timing for the “start condition”, “data”, and “stop condition” output via the I
bus’s serial data bus.
device that receives 8-bit data).
low level period can be extended and a wait can be inserted.
18.5.1 Start conditions
The start conditions for the SCL0 pin and SDA0 pin are signals that the master device outputs to the slave device
when starting a serial transfer. When the device is used as a slave, start conditions can be detected.
been detected (SPD0: Bit 0 = 1 in IIC status register 0 (IICS0)). When a start condition is detected, bit 1 (STD0) of
IICS0 is set (to 1).
354
The following section describes the I
The master device outputs the start condition, slave address, and stop condition.
The acknowledge signal (ACK) can be output by either the master or slave device (normally, it is output by the
The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0’s
A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level.
A start condition is output when bit 1 (STT0) of IIC control register 0 (IICC0) is set (to 1) after a stop condition has
2
C Bus Definitions and Control Methods
SDA0
SCL0
CHAPTER 18 SERIAL INTERFACE IIC0 ( PD780024AY, 780034AY SUBSERIES ONLY)
Start
condition
Address
1-7
Figure 18-10. I
R/W
SDA0
SCL0
8
2
C bus’s serial data communication format and the signals used by the I
Figure 18-11. Start Conditions
ACK
9
User’s Manual U14046EJ5V0UD
H
2
C Bus Serial Data Transfer Timing
Data
1-7
8
ACK
9
Data
1-7
8
ACK
9
Stop
condition
2
2
C
C

Related parts for UPD78F0034BGC-8BS-A