HD64F2168VTE33 Renesas Electronics America, HD64F2168VTE33 Datasheet - Page 306

no-image

HD64F2168VTE33

Manufacturer Part Number
HD64F2168VTE33
Description
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD64F2168VTE33

Cpu Family
H8S
Device Core Size
16/32Bit
Frequency (max)
33MHz
Interface Type
I2C/IrDA/SCI
Program Memory Type
Flash
Program Memory Size
256KB
Total Internal Ram Size
40KB
# I/os (max)
106
Number Of Timers - General Purpose
5
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
-20C to 75C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2168VTE33
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2168VTE33V
Manufacturer:
Renesas
Quantity:
8 400
Part Number:
HD64F2168VTE33V
Manufacturer:
RENESAS
Quantity:
112
Part Number:
HD64F2168VTE33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
10.3.2
DADRA corresponds to PWMX (D/A) channel A, and DADRB to PWMX (D/A) channel B. The
DADR registers cannot be accessed in 8-bit units. The DADR registers should always be accessed
in 16-bit units. For details, see section 10.4, Bus Master Interface.
• DADRA
Rev. 3.00, 03/04, page 264 of 830
Bit
15 to 2 DA13 to DA0
1
0
Bit Name
CFS
PWMX (D/A) Data Registers A and B (DADRA and DADRB)
Initial
Value
All 1
1
1
R/W
R/W
R/W
R
Description
These bits set a digital value to be converted to an
analog value.
In each base cycle, the DACNT value is continually
compared with the DADR value to determine the duty
cycle of the output waveform, and to decide whether to
output a fine-adjustment pulse equal in width to the
resolution. To enable this operation, this register must
be set within a range that depends on the CFS bit. If the
DADR value is outside this range, the PWM output is
held constant.
A channel can be operated with 12-bit precision by
fixing DA0 and DA1 to 0. The two data bits are not
compared with UC12 and UC13 of DACNT.
Carrier Frequency Select
0: Base cycle = resolution (T) × 64
1: Base cycle = resolution (T) × 256
Reserved
This bit is always read as 1 and cannot be modified.
D/A Data 13 to 0
The range of DA13 to DA0: H'0100 to H'3FFF
The range of DA13 to DA0: H'0040 to H'3FFF

Related parts for HD64F2168VTE33