HD64F2168VTE33 Renesas Electronics America, HD64F2168VTE33 Datasheet - Page 197

no-image

HD64F2168VTE33

Manufacturer Part Number
HD64F2168VTE33
Description
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD64F2168VTE33

Cpu Family
H8S
Device Core Size
16/32Bit
Frequency (max)
33MHz
Interface Type
I2C/IrDA/SCI
Program Memory Type
Flash
Program Memory Size
256KB
Total Internal Ram Size
40KB
# I/os (max)
106
Number Of Timers - General Purpose
5
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
-20C to 75C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2168VTE33
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2168VTE33V
Manufacturer:
Renesas
Quantity:
8 400
Part Number:
HD64F2168VTE33V
Manufacturer:
RENESAS
Quantity:
112
Part Number:
HD64F2168VTE33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Table 7.1
[Legend]
n:
( ):
:
7.2.8
DTVECR enables or disables DTC activation by software, and sets a vector number for the
software activation interrupt.
Bit
7
6
5
4
3
2
1
0
Bit
7
Bit Name
DTCEn7
DTCEn6
DTCEn5
DTCEn4
DTCEn3
DTCEn2
DTCEn1
DTCEn0
A to E
Vector number
Reserved. The write value should always be 0.
Bit Name
SWDTE
DTC Vector Register (DTVECR)
Correspondence between Interrupt Sources and DTCER
DTCERA
(16)IRQ0
(17)IRQ1
(18)IRQ2
(19)IRQ3
(28)ADI
(48)ICIA
(49)ICIB
(52)OCIA
Initial
Value
0
R/W
R/W
DTCERB
(53)OCIB
(76)IICI2
(94)IICI0
(64)CMIA0
(65)CMIB0
(68)CMIA1
Description
DTC Software Activation Enable
Setting this bit to 1 activates DTC. Only 1 can be written
to this bit.
[Clearing conditions]
This bit will not be cleared when the DISEL bit is 1 and
data transfer has ended or when the specified number
of transfers has ended.
When the DISEL bit is 0 and the specified number
of transfers have not ended
When 0 is written to the DISEL bit after a software-
activated data transfer end interrupt (SWDTEND)
request has been sent to the CPU.
DTCERC
(69)CMIB1
(72)CMIAY
(73)CMIBY
(29)EVENTI
(44)CMIAX
(81)RXI0
(82)TXI0
(85)RXI1
Register
Rev. 3.00, 03/04, page 155 of 830
DTCERD
(86)TXI1
(89)RXI2
(90)TXI2
(78)IICI3
(98)IICI1
(45)CMIBX
DTCERE
(104)ERR1
(105)IBFI1
(106)IBFI2
(107)IBFI3

Related parts for HD64F2168VTE33