TMPM333FDFG Toshiba, TMPM333FDFG Datasheet - Page 286

no-image

TMPM333FDFG

Manufacturer Part Number
TMPM333FDFG
Description
Microcontrollers (MCU) MCU w/ ARM Cortex-M3 512K FLASH, 32K SRAM
Manufacturer
Toshiba
Datasheets

Specifications of TMPM333FDFG

Processor Series
TX03
Core
ARM Cortex M3
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Product Summaries
Summary
Lead Free
Yes
Rohs Compatible Product(s)
Available
Rom (kbytes)
512K
Rom Type
Flash
Ram (kbytes)
32K
Number Of Pins
100
Package
LQFP(14×14)
Vcc
3V
Cpu Mhz
40
Ssp (ch) Spi
-
I2c/sio (ch)
3
Uart/sio (ch)
3
Usb
-
Can
-
Ethernet
-
External Bus Interface
-
Cs/wait Controller (ch)
-
Dma Controller
-
10-bit Da Converter
-
10-bit Ad Converter
12
12-bit Ad Converter
-
16-bit Timer / Counter
10
Motor / Igbt Control
-
Real Time Clock
1
Watchdog Timer
Y
Osc Freq Detect
-
Clock Gear
Y
Low-power Hold Function
-
Remote Control Interface
-
Hardware Cec Controller
-
Comparators
-
Low-voltage Detector
-
Etm Hardware Trace
4-bit
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMPM333FDFG
Manufacturer:
Toshiba
Quantity:
10 000
10.16
Operation in Each Mode
10.16.4
10.16.4.1
be disabled (SCxCR<PE> = "0").
for transmitting data. The data is stored in bit 7 <RB8> of the serial control register SCxCR.
writing or reading to/from SCxBUF.
The 9-bit UART mode can be selected by setting SCxMOD0<SM[1:0]> to "11." In this mode, parity bits must
The most significant bit (9th bit) is written to bit 7 <TB8> of the serial mode control register 0 (SCxMOD0)
When writing or reading data to/from the buffers, the most significant bit must be written or read first before
The stop bit length can be specified using SCxMOD2<SBLEN>.
function control bit SCxMOD0<WU> to "1."
Mode 3 (9-bit UART mode)
In the 9-bit UART mode, slave controllers can be operated in the wake-up mode by setting the wake-up
In this case, the interrupt INTRXx will be generated only when SCxCR<RB8> is set to "1".
Note:The TXD pin of the slave controller must be set to the open drain output mode using the ODE register.
Wakeup function
TXD
SCxMOD0
SCxCR
SCxBRCR
SCxMOD0
x : don’t care - : no change
Master
Figure 10-18 Serial Links to Use Wake-up Function
RXD
TXD
7
0
x
x
-
Slave1
6
0
0
0
-
5
0
1
0
1
RXD
Page 266
4
0
1
x
-
TXD
3
1
0
x
-
Slave2
2
0
1
x
-
1
0
0
0
-
RXD
0
1
0
0
-
TXD
SEt 8-bit UART mode
Odd parity enabled
Set 9600bps
Reception enabled
TMPM333FDFG/FYFG/FWFG
Slave3
RXD

Related parts for TMPM333FDFG