EP3SE50F780I3N Altera, EP3SE50F780I3N Datasheet - Page 396

no-image

EP3SE50F780I3N

Manufacturer Part Number
EP3SE50F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
Quantity:
540
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
0
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
Quantity:
200
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3SE50F780I3N
0
Passive Serial Configuration
Figure 11–15. Multiple-Device PS Configuration When Both devices Receive the Same Data
Notes to
(1)
(2)
11–36
Stratix III Device Handbook, Volume 1
You should connect the pull-up resistor to a supply that provides an acceptable input signal for all devices in the
chain. V
The
devices.
Figure
nCEO
(MAX II Device or
Microprocessor)
External Host
ADDR
CC
should be high enough to meet the V
Memory
pins of both devices are left unconnected when configuring the same configuration data into multiple
11–15:
DATA0
V
CC
Since all nSTATUS and CONF_DONE pins are tied together, if any device
detects an error, configuration stops for the entire chain and you must
reconfigure the entire chain. For example, if the first device flags an error
on nSTATUS, it resets the chain by pulling its nSTATUS pin low. This
behavior is similar to a single device detecting an error.
If the Auto-restart configuration after error option is turned on, the
devices release their nSTATUS pins after a reset time-out period
(maximum of 100 ms). After all nSTATUS pins are released and pulled
high, the MAX II device can try to reconfigure the chain without needing
to pulse nCONFIG low. If this option is turned off, the MAX II device must
generate a low-to-high transition (with a low pulse of at least 2 ms) on
nCONFIG to restart the configuration process.
In your system, you can have multiple devices that contain the same
configuration data. To support this configuration scheme, all device nCE
inputs are tied to GND, while nCEO pins are left floating. All other
configuration pins (nCONFIG, nSTATUS, DCLK, DATA0, and CONF_DONE)
are connected to every device in the chain. Configuration signals can
require buffering to ensure signal integrity and prevent clock skew
problems. Ensure that the DCLK and DATA lines are buffered for every
fourth device. Devices must be the same density and package. All devices
will start and complete configuration at the same time.
shows multi-device PS configuration when both Stratix III devices are
receiving the same configuration data.
10 k Ω
(1)
V
CC
10 k Ω
(1)
GND
CONF_DONE
nSTATUS
nCE
DATA0
nCONFIG
DCLK
Stratix III Device
IH
specification of the I/O on the device and the external host.
MSEL2
MSEL1
MSEL0
nCEO
N.C.
GND
V
(2)
CCPGM
GND
CONF_DONE
nSTATUS
nCE
DATA0
nCONFIG
DCLK
Stratix III Device
MSEL2
MSEL1
MSEL0
nCEO
Altera Corporation
Figure 11–15
N.C.
November 2007
GND
(2)
V
CCPGM

Related parts for EP3SE50F780I3N