ATMEGA64A-MNR Atmel, ATMEGA64A-MNR Datasheet - Page 92

• Manufacturer Part Number: ATMEGA64A-MNR
• Description: IC MCU AVR 64K FLASH 8QFN
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA64A-MNR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 2 KB
• Interface Type: SPI, UART, I2C
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 53
• Operating Supply Voltage: 2.7 V to 5.5 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Operating Temperature Range: - 40 C to + 85 C
• Processor To Be Evaluated: ATMEGA64A
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

14. 8-bit Timer/Counter0 with PWM and Asynchronous Operation
14.1
14.2
8160C–AVR–07/09
Features
Overview
•
•
•
•
•
•
•
Timer/Counter0 is a general purpose, single-channel, 8-bit Timer/Counter module. A simplified
block diagram of the 8-bit Timer/Counter is shown in
I/O pins, refer to
and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in
the
Figure 14-1. 8-bit Timer/Counter Block Diagram.
Registers
Single Channel Counter
Clear Timer on Compare Match (Auto Reload)
Glitch-free, Phase Correct Pulse Width Modulator (PWM)
Frequency Generator
10-bit Clock Prescaler
Overflow and Compare Match Interrupt Sources (TOV0 and OCF0)
Allows Clocking from External 32 kHz Watch Crystal Independent of the I/O Clock
“Register Description” on page
Status Flags
“Pin Configuration” on page
Timer/Counter
TCNTn
OCRn
=
ASSRn
direction
count
clear
BOTTOM
Synchronized Status Flags
106.
= 0
Control Logic
=
TCCRn
TOP
Asynchronous Mode
0xFF
Select (ASn)
2. CPU accessible I/O Registers, including I/O bits
clk
Tn
Synchronization Unit
Figure
OCn
(Int. Req.)
Generation
Prescaler
Waveform
14-1. For the actual placement of
ATmega64A
Oscillator
T/C
clk
TOVn
(Int. Req.)
clk
clk
OCn
ASY
I/O
I/O
TOSC2
TOSC1
92