DS26514G Maxim Integrated, DS26514G Datasheet - Page 31

• Manufacturer Part Number: DS26514G
• Description: Network Controller & Processor ICs
• Manufacturer: Maxim Integrated

Specifications of DS26514G

• Part # Aliases: 90-26514-G00

9.2
The user should provide a system clock to the MCLK input of 2.048MHz, 1.544MHz, or a multiple of up to 8x the T1
and E1 frequencies. To meet many specifications, the MCLK source should have ±50ppm accuracy.
9.2.1 Backplane Clock Generation
The DS26514 provides facility for provision of BPCLK1 at 2.048MHz, 4.096MHz, 8.192MHz, 16.384MHz (see
Figure
generation. This register is also used to program REFCLKIO as an input or output. REFCLKIO can be an output
sourcing MCLKT1 or MCLKE1 as shown in
This backplane clock and frame pulse (TSSYNCIOn) can be used by the DS26514 and other IBO-equipped
devices as an “IBO Bus Master.” Hence, the DS26514 provides the 8kHz sync pulse and 4MHz, 8MHz, and 16MHz
clock. This can be used by the link layer devices and frames connected to the IBO bus.
Figure 9-9. Backplane Clock Generation
The reference clock for the backplane clock generator can be as follows:
19-5856; Rev 4; 5/11
•
•
•
•
•
9-9). The Global Transceiver Clock Control Register 1 (GTCCR1) is used to control the backplane clock
Clock Structure
External Master Clock. A prescaler can be used to generate T1 or E1 frequency.
External Reference Clock REFCLKIO. This allows for multiple DS26514s to use the backplane clock from
a common reference.
Internal LIU recovered RCLKs 1 to 4.
The clock generator can be used to generate BPCLK1 of 2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz
for the IBO.
If MCLK or RCLKn is used as a reference, REFCLKIO can be used to provide a 2.048MHz or 1.544MHz
clock for external use.
MCLK
Scaler
PLL
Pre
REFCLKIO
MCLKT1
MCLKE1
RCLK1
RCLK2
RCLK3
RCLK4
Figure
BPREFSEL3:0
9-9.
DS26514 4-Port T1/E1/J1 Transceiver
BFREQSEL
BPCLK1:0
GEN
CLK
TSSYNCIO
REFCLKIO
BPCLK
31 of 305