DS26514G Maxim Integrated, DS26514G Datasheet - Page 219

no-image

DS26514G

Manufacturer Part Number
DS26514G
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated
Datasheet

Specifications of DS26514G

Part # Aliases
90-26514-G00

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26514G+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26514GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26514GN+
Manufacturer:
Maxim
Quantity:
72
Part Number:
DS26514GN+
Manufacturer:
MAXIM
Quantity:
50
Part Number:
DS26514GN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Note: Bits 6 and 7 are used for fractional backplane support. See Section 9.8.5.
Bit 7: Transmit Channel Data Format (TDATFMT)
Bit 6: Transmit Gapped Clock Enable (TGCLKEN)
1 = Enable gapped bit clock output on TCHCLKn.
Bit 4: Transmit Slip Zone Select (TSZS). This bit determines the minimum distance allowed between the elastic
store read and write pointers before forcing a controlled slip. This bit is only applies during T1 to E1 or E1 to T1
conversion applications.
Bit 3: Transmit Elastic Store Align (TESALGN). Setting this bit from a zero to a one will force the transmit elastic
store’s write/read pointers to a minimum separation of half a frame. No action will be taken if the pointer separation
is already greater or equal to half a frame. If pointer separation is less than half a frame, the command will be
executed and the data will be disrupted. Should be toggled after TSYSCLKn has been applied and is stable. Must
be cleared and set again for a subsequent align.
Bit 2: Transmit Elastic Store Reset (TESR). Setting this bit from a zero to a one will force the read pointer into
the same frame that the write pointer is exiting, minimizing the delay through the elastic store. If this command
should place the pointers within the slip zone (see bit 4), then an immediate slip will occur and the pointers will
move back to opposite frames. Should be toggled after TSYSCLKn has been applied and is stable. Do not leave
this bit set high.
Bit 1: Transmit Elastic Store Minimum Delay Mode (TESMDM)
Bit 0: Transmit Elastic Store Enable (TESE)
19-5856; Rev 4; 5/11
0 = 64kbps (data contained in all 8 bits).
1 = 56kbps (data contained in 7 out of the 8 bits).
0 = TCHCLK functions normally.
0 = Force a slip at 9 bytes or less of separation (used for clustered blank channels).
1 = Force a slip at 2 bytes or less of separation (used for distributed blank channels).
0 = Elastic stores operate at full two-frame depth.
1 = Elastic stores operate at 32-bit depth.
0 = Elastic store is bypassed.
1 = Elastic store is enabled.
TDATFMT
7
0
TGCLKEN
TESCR
Transmit Elastic Store Control Register
185h + (200h x (n - 1)) : where n = 1 to 4
6
0
5
0
TSZS
4
0
TESALGN
3
0
DS26514 4-Port T1/E1/J1 Transceiver
TESR
2
0
TESMDM
1
0
219 of 305
TESE
0
0

Related parts for DS26514G