DS26514G Maxim Integrated, DS26514G Datasheet - Page 273

• Manufacturer Part Number: DS26514G
• Description: Network Controller & Processor ICs
• Manufacturer: Maxim Integrated

Specifications of DS26514G

• Part # Aliases: 90-26514-G00

Figure 11-15. T1 Transmit-Side Interleave Bus Operation—FRAME Mode
Figure 11-16. T1 Transmit-Side TCHCLKn Gapped Mode During F-Bit
19-5856; Rev 4; 5/11
TSSYNCIOn
TSSYNCIOn
TSYSCLKn
TSERn
TSIGn
TSERn
TSIGn
NOTE 1: 4.096MHz BUS CONFIGURATION.
NOTE 2: 8.192MHz BUS CONFIGURATION.
NOTE 3: TSSYNCIOn IS IN THE INPUT MODE (TIOCR.2 = 0).
NOTE 4: THOUGH NOT SHOWN, TCHCLKn CONTINUES TO MARK THE CHANNEL LSB FOR THE FRAMER'S ACTIVE PERIOD.
NOTE 5: THOUGH NOT SHOWN, TCHBLKn CONTINUES TO MARK THE BLOCKED CHANNELS FOR THE FRAMER’S ACTIVE PERIOD.
TSERn
TSIGn
TCHCLKn
TSYNCn
TSERn
TCLKn
1
2
1
2
3
FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
FR1 CH1-32
FR1 CH1-32
FRAMER 3, CHANNEL 32
FRAMER 3, CHANNEL 32
A
B
C/A D/B
LSB
FR0 CH1-32
FR0 CH1-32
LSB
MSB
FRAMER 0, CHANNEL 1
FRAMER 0, CHANNEL 1
MSB
BIT DETAIL
FR1 CH1-32
FR1 CH1-32
A
B
C/A D/B
LSB
FR0 CH1-32
FR0 CH1-32
MSB
DS26514 4-Port T1/E1/J1 Transceiver
FRAMER 0, CHANNEL 2
FRAMER 0, CHANNEL 2
A
FR1 CH1-32
FR1 CH1-32
B
C/A D/B
LSB
273 of 305