DS26514G Maxim Integrated, DS26514G Datasheet - Page 277

• Manufacturer Part Number: DS26514G
• Description: Network Controller & Processor ICs
• Manufacturer: Maxim Integrated

Specifications of DS26514G

• Part # Aliases: 90-26514-G00

Figure 11-22. E1 Receive-Side Interleave Bus Operation—FRAME Mode
Figure 11-23. E1 Receive-Side RCHCLKn Gapped Mode During Channel 1
19-5856; Rev 4; 5/11
RSYSCLKn
RSYNCn
RSYNCn
RSERn
RSIGn
RSERn
RSIGn
RSERn
RSIGn
NOTE 1: 4.096MHz BUS CONFIGURATION.
NOTE 2: 8.192MHz BUS CONFIGURATION.
NOTE 3: RSYNC IS IN THE INPUT MODE (RIOCR.2 = 0).
NOTE 4: THOUGH NOT SHOWN, RCHCLK CONTINUES TO MARK THE CHANNEL LSB FOR THE FRAMER'S ACTIVE PERIOD.
NOTE 5: THOUGH NOT SHOWN, RCHBLK CONTINUES TO MARK THE BLOCKED CHANNELS FOR THE FRAMER’S ACTIVE PERIOD.
RCHCLKn
RSYNCn
RSERn
RCLKn
1
2
3
1
2
FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
FR1 CH1-32
FR1 CH1-32
FRAMER 3, CHANNEL 32
FRAMER 3, CHANNEL 32
A
LSB
B
F
C/A D/B
FR0 CH1-32
FR0 CH1-32
LSB
F
MSB
F
FRAMER 0, CHANNEL 1
FRAMER 0, CHANNEL 1
F
BIT DETAIL
FR1 CH1-32
FR1 CH1-32
F
A
F
B
C/A D/B
F
LSB
F
FR0 CH1-32
FR0 CH1-32
MSB
MSB
DS26514 4-Port T1/E1/J1 Transceiver
FRAMER 0, CHANNEL 2
FRAMER 0, CHANNEL 2
A
FR1 CH1-32
FR1 CH1-32
B
C/A D/B
LSB
277 of 305