MC9S12C128VFU Freescale Semiconductor, MC9S12C128VFU Datasheet - Page 94

MC9S12C128VFU

Manufacturer Part Number
MC9S12C128VFU
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12C128VFU

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
25MHz
Interface Type
CAN/SCI/SPI
Program Memory Type
Flash
Program Memory Size
128KB
Total Internal Ram Size
4KB
# I/os (max)
60
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/2.97V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale
Quantity:
38 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Chapter 2 Port Integration Module (PIM9C32) Block Description
2.3.2.4.3
Read: Anytime.
Write: Anytime.
2.3.2.4.4
Read: Anytime.
Write: Anytime.
94
Module Base + 0x001A
Module Base + 0x001B
DDRP[7:0]
RDRP[7:0]
Reset
Reset
Field
Field
7–0
7–0
W
W
R
R
DDRP7
RDRP7
Data Direction Port P — This register configures each port P pin as either input or output.
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus cycles until the correct value is read on PTP
Reduced Drive Port P — This register configures the drive strength of each port P output pin as either full or
reduced. If the port is used as input this bit is ignored.
0 Full drive strength at output.
1 Associated pin drives at about 1/3 of the full drive strength.
0
0
7
7
Port P Data Direction Register (DDRP)
Port P Reduced Drive Register (RDRP)
or PTIP registers, when changing the DDRP register.
DDRP6
RDRP6
0
0
6
6
Figure 2-27. Port P Reduced Drive Register (RDRP)
Figure 2-26. Port P Data Direction Register (DDRP)
Table 2-22. DDRP Field Descriptions
Table 2-23. RDRP Field Descriptions
DDRP5
RDRP5
MC9S12C-Family / MC9S12GC-Family
0
0
5
5
DDRP4
RDRP4
Rev 01.24
0
0
4
4
Description
Description
DDRP3
RDRP3
0
0
3
3
DDRP2
RDRP2
0
0
2
2
DDRP1
RDRP1
Freescale Semiconductor
0
0
1
1
DDRP0
RDRP0
0
0
0
0

Related parts for MC9S12C128VFU