MC9S12C128VFU Freescale Semiconductor, MC9S12C128VFU Datasheet - Page 302

MC9S12C128VFU

Manufacturer Part Number
MC9S12C128VFU
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12C128VFU

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
25MHz
Interface Type
CAN/SCI/SPI
Program Memory Type
Flash
Program Memory Size
128KB
Total Internal Ram Size
4KB
# I/os (max)
60
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/2.97V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale
Quantity:
38 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Chapter 10 Freescale’s Scalable Controller Area Network (S12MSCANV2)
1. WUPIE and WUPE (see
2. Bus-off state is defined by the CAN standard (see Bosch CAN 2.0A/B protocol specification: for only transmitters. Because the
10.3.2.7
The transmit buffer empty flags each have an associated interrupt enable bit in the CANTIER register.
Read: Anytime
Write: Anytime for TXEx flags when not in initialization mode; write of 1 clears flag, write of 0 is ignored
302
Module Base + 0x0006
mechanism from stop or wait is required.
only possible state change for the transmitter from bus-off to TxOK also forces the receiver to skip its current state to RxOK,
the coding of the RXSTAT[1:0] flags define an additional bus-off state for the receiver (see
Flag Register
OVRIE
RXFIE
Field
1
0
Reset:
W
R
Overrun Interrupt Enable
0 No interrupt request is generated from this event.
1 An overrun event causes an error interrupt request.
Receiver Full Interrupt Enable
0 No interrupt request is generated from this event.
1 A receive buffer full (successful message reception) event causes a receiver interrupt request.
MSCAN Transmitter Flag Register (CANTFLG)
(CANRFLG)”).
The CANTFLG register is held in the reset state when the initialization
mode is active (INITRQ = 1 and INITAK = 1). This register is writable when
not in initialization mode (INITRQ = 0 and INITAK = 0).
0
0
7
Table 10-10. CANRIER Register Field Descriptions (continued)
Section 10.3.2.1, “MSCAN Control Register 0
Figure 10-10. MSCAN Transmitter Flag Register (CANTFLG)
= Unimplemented
6
0
0
MC9S12C-Family / MC9S12GC-Family
0
0
5
Rev 01.24
NOTE
4
0
0
Description
(CANCTL0)”) must both be enabled if the recovery
0
0
3
TXE2
Section 10.3.2.5, “MSCAN Receiver
2
1
Freescale Semiconductor
TXE1
1
1
TXE0
0
1

Related parts for MC9S12C128VFU