MC9S12C128VFU Freescale Semiconductor, MC9S12C128VFU Datasheet - Page 81

MC9S12C128VFU

Manufacturer Part Number
MC9S12C128VFU
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12C128VFU

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
25MHz
Interface Type
CAN/SCI/SPI
Program Memory Type
Flash
Program Memory Size
128KB
Total Internal Ram Size
4KB
# I/os (max)
60
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/2.97V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale
Quantity:
38 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
2.3.2.1
2.3.2.1.1
Read: Anytime.
Write: Anytime.
If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register,
otherwise the value at the pins is read.
If a TIM-channel is defined as output, the related port T is assigned to IOC function.
In addition to the possible timer functionality of port T pins PWM channels can be routed to port T. For
this the Module Routing Register (MODRR) needs to be configured.
Freescale Semiconductor
Module Base + 0x0000
Reset
PWM
TIM
W
R
PTT7
IOC7
Port T Registers
0
7
Port T I/O Register (PTT)
1. All fields in the that are not shaded are standard use cases.
2. TIMEN[x] means that the timer is enabled (TSCR1[7]), the related channel is
= Unimplemented or Reserved
MODRR[x]
configured for output compare function (TIOS[x] or special output on a timer
overflow event — configurable in TTOV[x]) and the timer output is routed to the
port pin (TCTL1/TCTL2).
PTT6
IOC6
Table 2-3. Port T[4:0] Pin Functionality Configurations
0
0
0
0
1
1
1
1
0
6
Figure 2-3. Port T I/O Register (PTT)
PWME[x]
PTT5
MC9S12C-Family / MC9S12GC-Family
IOC5
0
5
0
0
1
1
0
0
1
1
PWM4
PTT4
IOC4
TIMEN[x]
Rev 01.24
0
4
(2)
0
1
0
1
0
1
0
1
Chapter 2 Port Integration Module (PIM9C32) Block Description
PWM3
PTT3
IOC3
0
3
General Purpose I/O
General Purpose I/O
General Purpose I/O
Port T[x] Output
Timer
Timer
Timer
PWM
PWM
PWM2
PTT2
IOC2
0
2
(1)
PWM1
PTT1
IOC1
0
1
PWM0
PTT0
IOC0
0
0
81

Related parts for MC9S12C128VFU