MC9S12C128VFU Freescale Semiconductor, MC9S12C128VFU Datasheet - Page 308

MC9S12C128VFU

Manufacturer Part Number
MC9S12C128VFU
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC9S12C128VFU

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
25MHz
Interface Type
CAN/SCI/SPI
Program Memory Type
Flash
Program Memory Size
128KB
Total Internal Ram Size
4KB
# I/os (max)
60
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/2.97V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale
Quantity:
38 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Part Number:
MC9S12C128VFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C128VFUE
Manufacturer:
FREESCALE
Quantity:
2 100
Chapter 10 Freescale’s Scalable Controller Area Network (S12MSCANV2)
The IDHITx indicators are always related to the message in the foreground buffer (RxFG). When a
message gets shifted into the foreground buffer of the receiver FIFO the indicators are updated as well.
10.3.2.13 MSCAN Reserved Registers
These registers are reserved for factory testing of the MSCAN module and is not available in normal
system operation modes.
Read: Always read 0x0000 in normal system operation modes
Write: Unimplemented in normal system operation modes
10.3.2.14 MSCAN Receive Error Counter (CANRXERR)
This register reflects the status of the MSCAN receive error counter.
Read: Only when in sleep mode (SLPRQ = 1 and SLPAK = 1) or initialization mode (INITRQ = 1 and
INITAK = 1)
Write: Unimplemented
308
Module Base + 0x000C, 0x000D
Module Base + 0x000E
Reset:
Reset:
W
W
R
R
RXERR7
Writing to this register when in special modes can alter the MSCAN
functionality.
0
0
0
7
7
Figure 10-17. MSCAN Receive Error Counter (CANRXERR)
RXERR6
= Unimplemented
= Unimplemented
6
0
0
6
0
Figure 10-16. MSCAN Reserved Registers
MC9S12C-Family / MC9S12GC-Family
RXERR5
0
0
0
5
5
Rev 01.24
RXERR4
NOTE
4
0
0
4
0
RXERR3
0
0
0
3
3
RXERR2
2
0
0
2
0
RXERR1
Freescale Semiconductor
0
0
0
1
1
RXERR0
0
0
0
0
0

Related parts for MC9S12C128VFU