IXB28504XGBEFS Intel, IXB28504XGBEFS Datasheet - Page 254

no-image

IXB28504XGBEFS

Manufacturer Part Number
IXB28504XGBEFS
Description
Manufacturer
Intel
Datasheet

Specifications of IXB28504XGBEFS

Lead Free Status / Rohs Status
Compliant
C.2.34
C.2.35
Intel NetStructure
TPS
254
®
Example
t uart r 1
t ueng
Perform a microengine test.
Syntax
t ueng option microengine loop
Parameters
Example
t ueng c 1
t xscale
Perform scratchpad and core component tests on the XScale core. The tests cover IRQs
and internal scratch memory tests.
Syntax
t xscale option loop
• uart_id- UART ID for test. Can be set as follows:
• option- indicates a test method to perform. Can be set as follows:
• microengine- specifies the microengine ID to test. 0-3 and 16-19. Entering 99 will
• loop- specifies how many times the test is performed (default is 1)
IXB2850 Packet Processing Boards
test all microengines.
— j- UART non-FIFO interrupt test (if uart_id is not equal to 2)
— p- UART FIFO polling test (if uart_id is not equal to 2)
— i- UART FIFO interrupt test (if uart_id is not equal to 2)
— a- all UART tests
— h- help
— 1- internal UART
— 2- UART to BMC
— 3- network processor external UART
— c- crypto test (for Intel
— m- MSF register test
— r- register test
— s- control store test
— t- timers and counters test
— q- QDR access stress test (channel number 0...3)
— a- all microengine tests
— h- help
®
IXP2850 network processor only)
Document Number: 05-2443-006
IXB2850—Diagnostics
January 2007