IXB28504XGBEFS Intel, IXB28504XGBEFS Datasheet - Page 101

no-image

IXB28504XGBEFS

Manufacturer Part Number
IXB28504XGBEFS
Description
Manufacturer
Intel
Datasheet

Specifications of IXB28504XGBEFS

Lead Free Status / Rohs Status
Compliant
Board Management Controller Firmware—IXB2850
Table 39.
8.4.2
8.4.2.1
Table 40.
January 2007
Document Number: 05-2443-006
E-keying status word format (Continued)
Point-to-Point Connectivity Records
The Electronic Keying mechanism requires a description of board backplane interface
configurations to be a part of the board FRU Information. The FRU Information for
IXB2850 board hardware modules includes the Point-to-Point Connectivity Records
describing the backplane interfaces supported by the hardware modules.
Baseboard Point-to-Point Connectivity Record
Table 40
baseboard supports the following backplane interfaces:
Baseboard point-to-point connectivity record
Bit
7
8
9
10
11
12
13
14 to 16
Offset
0
1
2
3
4
5
8
9
10
11
• Fabric interface – one channel with four ports
• Base interface – two channels with one port
describes the baseboard Point-to-Point Connectivity Record. An IXB2850
Length
(bytes)
1
1
1
1
1
3
1
1
1
8
Name
FI Ch 2 Port 3
BI Ch 1 Port 0
BI Ch 2 Port 0
UI Ch 1 Port 0
CLK Gr 1
CLK Gr 2
CLK Gr 3
Reserved
Value
C0h
02h
5A3100h
14h
00h
0
Description
State of Port 3 from fabric interface channel 2 (enabled or disabled)
State of Port 0 from base interface channel 1 (enabled or disabled)
State of Port 0 from base Interface channel 2 (enabled or disabled)
State of Port 0 from update interface channel 1 (enabled or disabled)
State of synchronization clock interface group 1 – 1A/B (control bus or not)
State of synchronization clock interface group 2 – 2A/B (control bus or not)
State of synchronization clock interface group 3 – 3A/B (control bus or not)
Reserved for the future use
Definition
Record Type ID
End of List/Version:
Record Length
Record Checksum. Holds the zero checksum of the record.
Header Checksum. Holds the zero checksum of the header.
Manufacturer ID. Written as the three byte ID assigned to PICMG.
PICMG Record ID for the Board Point-to-Point Connectivity Record
Record Format Version
OEM GUID Count
Link Descriptor list. See:
• 7:7 – End of List = 0h (No)
• 6:4 – Reserved = 0h
• 3:0 – Record format version =2h
Table 41, “Link descriptors for fabric interface channel 1” on page 102
Table 42, “Link descriptors for base interface channels” on page
Intel NetStructure
®
IXB2850 Packet Processing Boards
102.
TPS
101