PEF20550HV2.1XT Infineon Technologies, PEF20550HV2.1XT Datasheet - Page 64

no-image

PEF20550HV2.1XT

Manufacturer Part Number
PEF20550HV2.1XT
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEF20550HV2.1XT

Lead Free Status / Rohs Status
Compliant
A0-AF
D0 - EF
I-frames
When an I-frame is received in auto-mode the first data byte is interpreted as a command
byte according to the PEB 2050 (PBC) protocol.
Depending on the value of the command byte one of the following actions is performed.
Table 11
Auto-mode Command Byte Interpretation
Command Byte =
1. Data Byte
00 - 9F
B0 - CF
F0 - FF
When a I-frame is stored in RFIFO the command byte has to be interpreted by software.
Depending on the subset of PBC commands used in the individual application, the
implementation may be limited to the necessary functions. In case XPD is executed (with
or without data in XFIFO) the SACCO will generate an XPR interrupt upon the reception
of a command D0
Note: In auto-mode I-frames with wrong CRC or aborted frames are stored in RFIFO. In
Semiconductor Group
the attached RSTA-byte the CRC and RAB-bits are set accordingly to indicate this
situation. In these cases no response is generated.
H
H
H
H
H
H
, …, EF
Stored in
RFIFO
yes
no
no
no
H
, even if the data has not been polled previously.
Interrupt
RPF, RME
no
XPR
no
64
Additional
Activities
Response
generation when
poll bit set
Response
generation when
poll bit set
I-frame with XFIFO-
Data
Response
generation when
poll bit set,
reset XFIFO
Response
generation when
poll bit set
Functional Description
Condition
Command
XPD executed
Command
XPD executed
Command
XPD not
executed
PEB 20550
PEF 20550
01.96

Related parts for PEF20550HV2.1XT