EP9301-IQZ Cirrus Logic Inc, EP9301-IQZ Datasheet - Page 410
![32-Bit Microcontroller IC](/photos/12/23/122383/mfg_ep9301_parts_sml.jpg)
EP9301-IQZ
Manufacturer Part Number
EP9301-IQZ
Description
32-Bit Microcontroller IC
Manufacturer
Cirrus Logic Inc
Series
EP9r
Specifications of EP9301-IQZ
Controller Family/series
(ARM9)
Core Size
32 Bit
A/d Converter
12 Bits
Supply Voltage
3.3V
No. Of I/o Pins
24
Mounting Type
Surface Mount
Operating Temperature Min
-40°C
Package / Case
208-LQFP
Core Processor
ARM9
Speed
166MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I²:S, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
19
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 5x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
Mounting Style
SMD/SMT
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Details
Other names
598-1250
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 410 of 824
- Download datasheet (13Mb)
10
10-16
DMA Controller
EP93xx User’s Guide
10.1.10.5 Memory Block Transfer
10.1.10.6 Bandwidth Control
10.1.10.7 External DMA Request (DREQ) Mode
When the DONE interrupt is set, the processor can then write a one to clear the interrupt
before reprogramming the DMA to carry out another external DMA transfer. If the DEOT_TC
pin is configured as an output pin (TC), the DMA asserts TC when each buffers byte count
expires. It then rolls over to the other buffer. If the DEOT_TC pin is configured as an input pin
(DEOT), the DMA terminates transfers from the active buffer when DEOT is asserted and
rolls over to the other buffer. The DONE interrupt is not asserted when the DMA has another
buffer available to which it can roll over. However the NFB interrupt is generated when the
rollover occurs.
The DMA Controller M2M channels provide a feature whereby block moves of data from one
memory location can occur. If the CONTROL.SCT register bit is set for a channel, then its
source address will not increment. In order to use this feature, both the source and
destination addresses must be word-aligned, thus facilitating the transfer of a word of data
from 1 location to a block of memory with the number of destination memory addresses
written to is determined by the byte count register. For example, to copy a word to 10
consecutive destination addresses, then BCR must be set to 40.
The Bandwidth Control feature makes it possible to force the DMA off the AHB bus during
M2M transfers, to allow access to another device/peripheral. CONTROL.BWC register bits
provide 12 levels of block transfer sizes. If the BCR decrements to within 15 bytes of a
multiple of the decode of BWC, then the DMA bus request is negated until the bus cycle
terminates, to allow the AHB bus arbiter to switch masters.
If BWC is equal to zero, then the bus request stays asserted until BCR = zero, that is, the
transfer is finished. If the initial value of BCR is equal to the BWC decode, the bus request will
not be negated straight away. Some data must first be transferred.
When the external device requires DMA service, it asserts DREQ, which may be configured
as either edge or level sensitive using bit DREQP[1] of the CONTROL register.
External DMA requests are processed as follows:
• In level-sensitive mode, the external device requests service by asserting DREQ and
• For external devices that generate a pulsed signal for each transfer, edge-sensitive
leaving it asserted as long as it needs service. The DMA synchronizes the DREQ input
using 2 HCLK flip-flops for metastability protection. To prevent another transfer from
taking place, the external device must deassert the DREQ pin during the DACK (DMA
Acknowledge) cycle. The number of cycles that DACK is asserted is governed by the
number of wait states in the Static Memory Controller.
mode should be used. When the DMA detects a rising/falling edge on DREQ (as
configured by bit DREQP[0] of the CONTROL register), a request becomes pending.
The DMA synchronizes the latched DREQ input using 2 HCLK flip-flops for metastability
protection. The DREQS status bit is set to indicate that a request is pending.
Copyright 2007 Cirrus Logic
DS785UM1
Related parts for EP9301-IQZ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![EP9301-CQZ](/photos/12/23/122383/mfg_ep9301_parts_tmb.jpg)
Part Number:
Description:
IC ARM9 SOC PROCESSOR 208LQFP
Manufacturer:
Cirrus Logic Inc
Datasheet:
![EP9301-IQ](/photos/12/23/122383/mfg_ep9301_parts_tmb.jpg)
Part Number:
Description:
IC ARM920T MCU 166MHZ 208-LQFP
Manufacturer:
Cirrus Logic Inc
Datasheet:
![EP9301-CQ](/photos/12/23/122383/mfg_ep9301_parts_tmb.jpg)
Part Number:
Description:
IC ARM920T MCU 166MHZ 208-LQFP
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB5331A](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB6422](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CRD1600](/photos/24/8/240836/4696263_tmb.jpg)
Part Number:
Description:
High-efficiency PFC + Fluorescent Lamp Driver Reference Design
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB4228A](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB43122](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB4338](/photos/24/9/240919/4233890_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB4341](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB4362](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CDB4382](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_tmb.jpg)
Part Number:
Description:
Development Kit
Manufacturer:
Cirrus Logic Inc
Datasheet:
![CRDSB30WX2](/photos/9/27/92777/crdsb30wx2_tmb.jpg)
Part Number:
Description:
Ref Bd For Speakerbar MSA & DSP Products
Manufacturer:
Cirrus Logic Inc