UPD70F3768GF-GAT-AX Renesas Electronics America, UPD70F3768GF-GAT-AX Datasheet - Page 1098

• Manufacturer Part Number: UPD70F3768GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-U 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Ur

Specifications of UPD70F3768GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 384KB (384K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-U, V850ES/JH3-U
R01UH0043EJ0300 Rev.3.00
Sep 30, 2010
(7) PCI interrupt control register (PCI_INT_CTL)
11
10
8
3
2
1
0
Bit position
After reset: 0000 0000H
PCI_INT_CTL
int_pme_en
int_smmi_en PCI Interrupt SMMI Enable
inta_en
serrint_en
perrint_en
mabortint_en PCI Host Bridge Master Abort Interrupt Enable
tabortint_en
Bit name
PCI Interrupt PME Enable
PCI Interrupt INTA Enable
PCI Host Bridge System Error Interrupt Enable
This interrupt is issued during debugging and is not used during normal operation.
PCI Host Bridge Parity Error Interrupt Enable
This interrupt is issued during debugging and is not used during normal operation.
This interrupt is issued during debugging and is not used during normal operation.
PCI Host Bridge Target Abort Interrupt Enable
This interrupt is issued during debugging and is not used during normal operation.
31
15
0: Disables as interrupt source (initial value)
1: Enables as interrupt source
0: Disables as interrupt source (initial value)
1: Enables as interrupt source
0: Disables as interrupt source (initial value)
1: Enables as interrupt source
0: Disables as interrupt source (initial value)
1: Enables as interrupt source
0: Disables as interrupt source (initial value)
1: Enables as interrupt source
0: Disables as interrupt source (initial value)
1: Enables as interrupt source
0: Disables as interrupt source (initial value)
1: Enables as interrupt source
23
0
0
0
7
0
R/W
Address: 002E101CH
30
22
14
0
0
0
0
6
29
21
13
5
0
0
0
0
28
12
20
0
0
0
4
0
CHAPTER 21 USB HOST CONTROLLER (USBH)
Function
serrint_en perrint_en
int_
pme_en
27
19
11
0
0
3
int_
smmi_en
26
18
10
0
0
2
mabortint_
en
25
17
0
0
9
0
1
tabortint_en
inta_en
24
16
0
0
8
0
Page 1098 of 1408