ATXMEGA32A4-CUR Atmel, ATXMEGA32A4-CUR Datasheet - Page 297

• Manufacturer Part Number: ATXMEGA32A4-CUR
• Description: MCU AVR 32+4 FLASH 49VFBGA
• Manufacturer: Atmel
• Series: AVR® XMEGAr

Specifications of ATXMEGA32A4-CUR

• Core Processor: AVR
• Core Size: 8/16-Bit
• Speed: 32MHz
• Connectivity: I²C, IrDA, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 3.6 V
• Data Converters: A/D 12x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 49-VFBGA
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATSTK600 - DEV KIT FOR AVR/AVR32770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPI
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

25.9.1
25.9.2
8077H–AVR–12/09
Single conversion without gain
Single conversion with gain
RES is the resolution, 8- or 12-bit. The propagation delay will increase by one extra ADC clock
cycle if the Gain Stage (GAIN) is used.
Even though the propagation delay is longer than one ADC clock cycle, the pipelined design
removes any limitations on sample speed versus propagation delay.
Figure 25-13 on page 297
ing of the start conversion bit, or the event triggering the conversion (START), must occur
minimum one peripheral clock cycles before the ADC clock cycle where the conversion actually
start (indicated with the grey slope of the START trigger).
The analog input source is sampled in the first half of the first cycle, and the sample time is
always a half ADC clock period. Using a faster or slower ADC clock and sample rate will affect
the sample time.
The Most Significant Bit (MSB) of the result is converted first, and the rest of the bits are con-
verted during the next 3 (for 8-bit results) or 5 (for 12-bit results) ADC clock cycles. Converting
one bit takes a half ADC clock period. During the last cycle the result is prepared before the
Interrupt Flag is set. The result is available in the Result Register for readout.
Figure 25-13. ADC timing for one single conversion without gain
Figure 25-14 on page 298
the
the gainstage will sample and amplify the analog input source before the ADC samples an con-
verts the amplified analog value. Compared to a single conversion without gain this adds one
ADC clock cycle (between START and ADC Sample) for the gain stage sample and amplify. The
sample time for the gain stage is a half ADC clock cycle.
Propagation Delay =
CONVERTING BIT
”Overview” on page 289
ADC SAMPLE
CLK
START
ADC
IF
1
----------------------------------------- -
1
+
MSB
RES
---------- -
2
f
ADC
shows the ADC timing for one single conversion with gain. As seen in
shows the ADC timing for a single conversion without gain. The writ-
+
10
the gain stage is placed prior to the actual ADC. This means that
GAIN
2
9
8
3
7
6
4
5
4
5
3
2
6
1
LSB
XMEGA A
7
8
297